

Article

Fully Ion Implanted Normally-Off GaN DMOSFETs with ALD- Al_2O_3 Gate Dielectrics

Michitaka Yoshino ^{1,*}, Yuto Ando ², Manato Deki ³, Toru Toyabe ⁴, Kazuo Kuriyama ¹, Yoshio Honda ³, Tomoaki Nishimura ¹, Hiroshi Amano ^{2,3}, Tetsu Kachi ³ and Tohru Nakamura ^{3,5} 

¹ Research Center of Ion Beam Technology, Hosei University, Tokyo 184-8584, Japan; kuri@hosei.ac.jp (K.K.); t-nishi@hosei.ac.jp (T.N.)

² Department of Electrical Engineering and Computer Science, Nagoya University, Nagoya 464-8601, Japan; yuuto_a@nuee.nagoya-u.ac.jp (Y.A.); amano@nuee.nagoya-u.ac.jp (H.A.)

³ Institute of Materials and Systems for Sustainability (IMaSS), Nagoya University, Nagoya 464-8603, Japan; deki@nuee.nagoya-u.ac.jp (M.D.); honda@nagoya-u.jp (Y.H.); kachi@imass.nagoya-u.ac.jp (T.K.); tohru@hosei.ac.jp (T.N.)

⁴ Toyo University, Kawagoe 350-8585, Japan; tttoyabe@gmail.com

⁵ Research Center for Micro-Nano Technology, Hosei University, Tokyo 184-0003, Japan

* Correspondence: michitaka.yoshino.86@hosei.ac.jp; Tel.: +81-42-387-5172

Received: 25 January 2019; Accepted: 20 February 2019; Published: 26 February 2019



Abstract: A normally-off GaN double-implanted vertical MOSFET (DMOSFET) with an atomic layer deposition (ALD)- Al_2O_3 gate dielectric film on a free-standing GaN substrate fabricated by triple ion implantation is presented. The DMOSFET was formed with Si ion implanted source regions in a Mg ion implanted p-type base with N ion implanted termination regions. A maximum drain current of 115 mA/mm, maximum transconductance of 19 mS/mm at a drain voltage of 15 V, and a threshold voltage of 3.6 V were obtained for the fabricated DMOSFET with a gate length of 0.4 μm with an estimated p-type base Mg surface concentration of $5 \times 10^{18} \text{ cm}^{-3}$. The difference between calculated and measured V_{th} s could be due to the activation ratio of ion-implanted Mg as well as Fermi level pinning and the interface state density. On-resistance of $9.3 \text{ m}\Omega \cdot \text{cm}^2$ estimated from the linear region was also attained. Blocking voltage at off-state was 213 V. The fully ion implanted GaN DMOSFET is a promising candidate for future high-voltage and high-power applications.

Keywords: GaN; ion implantation; Mg; MOSFET; Si

1. Introduction

Wide-bandgap-based vertical power devices with normally-off operation have been developed in recent years [1–8]. The vertical devices are essential parts for power electronics in electric vehicles, data centers, smart grids, and renewable energy processes [9,10]. Silicon carbide (SiC) vertical MOSFETs are widely used in power applications. The early SiC power MOSFETs were vertical trench MOSFETs (UMOSFETs), in which the base and source regions were formed epitaxially, without the need for ion implantation [2]. One of the disadvantages of the trench MOSFETs is the problem with oxide breakdown at the trench corners. The planar double-implanted vertical MOSFETs (DMOSFETs) were developed to avoid critical electric field at the trench corners [11]. The p-type base and the n-type source regions are formed by successive ion implantation and high-temperature annealing procedures. Gallium nitride (GaN) is an ideally suitable material for applications in high-power, high-frequency, and high-temperature devices due to its remarkable properties [12]. Except for the applications of using GaN in photonics [13–15], the electric power devices with normally-off operation have progressed rapidly in recent years [5,7]. In conventional GaN technology, p-type and n-type layers

are formed by impurity doping during epitaxial growth [16–18]. Thus, recent GaN vertical power transistors have trench gate structures and low-resistance source regions utilized two-dimensional electron gas (2DEG) produced by polarization charges at the hetero-interface [19]. Ion implantation is a widely used doping technology for Si and SiC MOSFETs but it has been difficult to form a p-type doping layer using ion implantation technology for GaN device fabrication process until recently. To obtain a high-quality p-type layer using ion implantation, an annealing procedure with temperatures higher than the epitaxial growth temperature of the GaN layer on a GaN or sapphire substrate is required. Though the formation of a p-type GaN layer and a p-n junction by Mg ion implantation have been reported [20–22], there have been a few reports about vertical devices fabricated in the Mg ion implanted layer [23]. In this paper we demonstrate GaN DMOSFETs with atomic layer deposition (ALD)-Al₂O₃ gate dielectric films fabricated on free-standing GaN substrates for the first time, by incorporating Si ion implanted regions into Mg ion implanted regions.

2. Double Ion Implantation into GaN

Prior to device fabrication, the properties of damage recovery on Mg ion implanted p-type layers were investigated. Schematic cross sections of implanted layers are shown in Figure 1. Mg + Si ions were implanted into free-standing GaN substrates. After Mg ion implantation at an energy of 150 keV with a dose of $1 \times 10^{14} \text{ cm}^{-2}$, Si ions at an energy of 50 keV with a dose of $1 \times 10^{15} \text{ cm}^{-2}$ were then successively implanted, followed by annealing at 1230 °C for 1 min in N₂ gas ambient. Implanted Mg and Si profiles measured by secondary ion mass spectrometry (SIMS, EAG Laboratories, Sunnyvale, CA, USA) in free-standing GaN substrate before/after annealing are shown in Figure 2. Mg profiles before/after annealing did not change. The background of Si concentration included in free-standing GaN substrate was about $2 \times 10^{18} \text{ cm}^{-3}$. The depth of the p-n junction fabricated by Si ion implantation in the Mg-doped p-type layer was estimated at 100 nm. Transmission electron microscope (TEM, EAG Laboratories, Sunnyvale, CA, USA) images of the Mg implanted layer and the double (Mg and Si) ion implanted layer are shown in Figure 3. Many defects were still present in the Si implanted layer after high-temperature annealing, but it seems that the defects that were more clearly seen after annealing in the Mg ion implanted layer were due to the localization of Mg atoms.




Figure 1. Mg ion implantation and double ion implantation of Mg and Si.




Figure 2. Ion-implanted Mg and Si profiles in a free-standing GaN substrate. Si background concentration in the substrate was about $2 \times 10^{18} \text{ cm}^{-3}$.




Figure 3. TEM images of double ion implanted layer of Mg and Si: (a) as-implanted, (b) annealed at 1230 °C.

3. Device Structure and Fabrication

A schematic cross section of the device structure of an ion-implanted GaN DMOSFET on a free-standing GaN substrate is shown in Figure 4. The channel regions were fabricated in the Mg ion-implanted layers and the gate length was self-alignedly defined by the difference in the depths between Mg and Si implanted regions. The fabrication process of the DMOSFET is illustrated in Figure 5. The GaN layer (5 μm) with a Si density of $5 \times 10^{16} \text{ cm}^{-3}$ was grown by metal-organic vapor phase epitaxy (MOVPE) on a free-standing GaN substrate with a low threading dislocation density of 10^6 cm^{-2} . Mg ions were implanted to form contact regions of the p-base regions at first. Mg ion implantation at a tilt angle of 30° was then carried out to form deep retrograde p-base regions in which channel and n-type source regions were formed. Mg ions were implanted for the left hand-side and right hand-side of the photoresist (OFPR-800, 2 μm -thick) mask region at three different energies of 200, 100, and 50 keV with doses of 1.0×10^{14} , 3.2×10^{13} , and $1.5 \times 10^{13} \text{ cm}^{-2}$ (single side total dose: $1.47 \times 10^{14} \text{ cm}^{-2}$) through 30-nm-thick SiN_x film, respectively. The junction field effect transistor (JFET) gap (L_j), defined by the distance between two adjacent p-bases, was determined by the photoresist mask dimension. After Mg ion implantation, Si ions were successively implanted at an energy of 50 keV with a dose of $1 \times 10^{15} \text{ cm}^{-2}$ to form source regions. Then, the SiN_x film was removed and a 50 nm-thick SiN_x film was deposited again, followed by Mg and Si activation annealing at 1230 °C for 1 min in N_2 gas ambient. N ions were then implanted to form edge termination regions [24] at an energy of 100 keV with a dose of $1.2 \times 10^{15} \text{ cm}^{-2}$. After the SiN_x film was removed, Al_2O_3 gate dielectric films of 45 nm were deposited by atomic layer deposition (ALD) at a temperature of 260 °C. Ohmic contacts were formed by depositing Ti/Al (50/300 nm) layers, followed by post metallization annealing at 550 °C for 1 min. Finally, gate electrodes were also formed by depositing Ni layers. Implanted Mg and Si profiles measured by SIMS after annealing are shown in Figure 6. The simulated impurity profiles of the implanted Mg and Si calculated by the stopping and range of ions in matter (SRIM) simulation are also shown. The channel regions were self-aligned to the left hand-side and right hand-side of the photoresist mask region during ion implantation to introduce the respective dopants, as shown in Figure 5. Lateral expansion of Mg and Si profiles were simulated using SIMS profiles. The channel length (L_g) of 0.4 μm was determined by the difference in lateral extension of the Mg implanted p-base (p/n junction) and the Si implanted n-type source region (n^+/p junction) at the surface after annealing, as shown in Figure 7. Mg surface concentration at the DMOSFET channel regions was also estimated as $5.0 \times 10^{18} \text{ cm}^{-3}$. The C-V curve of 45 nm Ni/ALD- Al_2O_3 /n-GaN MOS capacitors measured at frequencies ranging from 50 Hz to 1 MHz is shown in Figure 8. Frequency

dispersion was not observed in this frequency range. The dielectric constant of 8.5 and MOSFET capacitance of 1.71×10^{-7} F/cm² were measured.




Figure 4. Schematic cross section of the fully ion implanted vertical GaN DMOSFET.




Figure 5. Fabrication process of the GaN DMOSFET by triple ion implantation.




Figure 6. Ion-implanted Mg and Si profiles in a free-standing GaN substrate. Si background concentration in the substrate was about 5×10^{16} cm⁻³.




Figure 7. Simulated Mg surface concentration and gate length (L_g) of the GaN DMOSFET fabricated by tilted Mg and Si ion implantation. The lateral expansion of Mg and Si profiles were simulated using the secondary ion mass spectrometry (SIMS) profiles.




Figure 8. The C-V characteristics of Ni/Al₂O₃/n-GaN MOS capacitors measured from 50 Hz to 1 MHz.

4. Device Performances and Discussion

Plane view of the fabricated single GaN DMOSFET with a gate length of 0.4 μm , JFET gap (L_J) of 3 μm , and gate width of 50 μm is shown in Figure 9. The cell pitch of the power DMOSFET was 40 μm for the gate width of 100 μm (Figure 9, right side). A low sheet resistance of 139 Ω/square and a contact resistance as low as 0.53 $\Omega\cdot\text{mm}$ for the n^+ source regions were obtained [25]. Ohmic contact to the surface of the Mg ion-implanted regions could not be formed, because the carrier concentration of the Mg ion-implanted contact layer was estimated to be below $1 \times 10^{18} \text{ cm}^{-3}$ due to an Mg acceptor level as deep as 200 meV [26]. Therefore, it is considered that Mg ion implanted p-base regions were kept at a floating potential or connected as a Schottky contact to the source electrodes.

Figure 10 shows the $I_{ds}-V_{gs}$ and g_m-V_{gs} characteristics of the fabricated GaN DMOSFET at a drain voltage of 0.1 V. The V_{th} of the DMOSFET obtained from extrapolation of linear portion of $I_{ds}-V_{gs}$ characteristics using the extrapolation in the linear region (ELR) method [27] was about 3.6 V. The calculated V_{th} of 16 V from the flat band without surface state and trap densities was obtained from the equation, $V_{th} = 2\psi_B + \sqrt{2\varepsilon_{GaN}qN_A(2\psi_B)/C_g}$ [28], where ψ_B is the Fermi level from the intrinsic Fermi level in the Mg-doped layer, ε_{GaN} is the dielectric constant of GaN, q is the unit electronic charge, N_A is the acceptor concentration, and C_g is gate capacitance. The surface Mg concentration of $5 \times 10^{18} \text{ cm}^{-3}$, ψ_B of 1.66 eV, and gate capacitance of $1.7 \times 10^{-7} \text{ F/cm}^2$ were used for the V_{th} calculation. The difference between calculated and measured V_{th} s could be due to Fermi level pinning at the p-GaN surface [29,30], the D_{it} , and the activation ratio of ion-implanted Mg in the channel region. The Fermi level of the p-GaN surface at the Mg concentration of $1.3 \times 10^{18} \text{ cm}^{-3}$ was pinned at about 2.4 eV above the E_v and about 1.0 eV below E_c [30]. V_{th} was reduced by both 2.4 V for Fermi level pinning and 1.94 V for the D_{it} calculated from the subthreshold characteristics

described below. The acceptor concentration depends on Mg atoms substituting for Ga sites in the GaN lattice, and is determined by the activation ratio of implanted Mg atoms by annealing condition and Mg doses [22]. When the activation ratio of 20% and the acceptor concentration of $1 \times 10^{18} \text{ cm}^{-3}$ instead of $5 \times 10^{18} \text{ cm}^{-3}$ were used, a V_{th} of 8.9 V was calculated and the influence on V_{th} reduction was predicted to be dominant. Therefore, one of the major reasons for the V_{th} difference is considered to be acceptor concentration. The field effect mobility of $7.1 \text{ cm}^2/(\text{V}\cdot\text{s})$ was extracted by g_m - V_{gs} characteristics. This value is close to that of the GaN MOSFET fabricated in a p-type epilayer grown on sapphire substrate [31]. Though the V_{th} shifted in a negative direction, the mobility increased up to $11.0 \text{ cm}^2/(\text{V}\cdot\text{s})$ as total implanted Mg doses decreased to $3.65 \times 10^{13} \text{ cm}^{-2}$. The crystalline quality of the Mg ion-implanted GaN with higher mobility would be restored by higher-temperature annealing [32,33]. Subthreshold characteristics of the device at a drain voltage of 0.1 V are shown in Figure 11. Interface state density (D_{it}) estimated from a subthreshold slope of 264 mV/dec [34] was $2.1 \times 10^{12} \text{ cm}^{-2}\cdot\text{eV}^{-1}$, which was in good agreement with recessed gate GaN-FETs with ALD- Al_2O_3 gate dielectrics [35]. I_{OFF} and I_{ON} were measured at $V_{gs} = 0 \text{ V}$ and $V_{gs} = 3.6 \text{ V}$, respectively. The I_{ON}/I_{OFF} ratio was about 1×10^3 ($V_{ds} = 0.1 \text{ V}$, $V_{on} - V_{off} = 3.6 \text{ V}$). I_{dsm} and g_{mmax} at V_{gs} of 13.5 V were 115 mA/mm and 19 mS/mm at V_{ds} of 15 V, respectively, as shown in Figure 12. Figure 13 shows the I_{ds} - V_{ds} characteristics of the DMOSFET. The specific R_{on} obtained from the linear region at V_{ds} of 0.5 V and V_{gs} of 15 V was $46.4 \Omega\cdot\text{mm}$, which was estimated to be equivalent to $9.3 \text{ m}\Omega\cdot\text{cm}^2$. The simulated electron current flow of the DMOSFET with an L_j of $3 \mu\text{m}$ is shown in Figure 14. The electron current flow spread around the Mg-implanted p-type regions and the JFET component resistance in on-resistance (R_{on}) seemed to become dominant when L_j was below $2 \mu\text{m}$. Figure 15 shows the L_j dependence of the measured R_{on} . The measured R_{on} s ranged from 40 to $50 \Omega\cdot\text{mm}$, which were nearly in good agreement with numerically simulated results. Lower R_{on} could be achieved by reducing the sheet resistivity of the n-type epitaxial layer and the cell pitch of the DMOSFET. Figure 16 shows the on-state and off-state pulsed I_{ds} - V_{ds} characteristics of the fabricated GaN DMOSFET measured at pulse width/period of 5/120 ms. Blocking voltage at the off-state was 213 V, which is lower than the expected value for the epitaxial layer thickness of $5 \mu\text{m}$. It seems that blocking voltage was limited by the source-drain electric field at the Mg-implanted p-base peripheral cylindrical regions and the gate-drain electric field at the N-implanted edge termination regions. Higher blocking voltage would be attained by fabricating deeper Mg ion implanted regions.

The self-aligned GaN DMOSFETs fabricated by tilted angle Mg and Si ion implantations were demonstrated. These results exhibited that the n-type regions were successfully formed in the Mg ion-implanted p-base layers, and an innovative performance was achieved. Additionally, these indicate a definite availability of normally-off GaN DMOSFET for power device applications. Further improvement of the V_{th} control and blocking voltage can be expected by refining Mg ion implantation, activation annealing procedures, surface treatment of the deposition of gate dielectrics, and optimization of device structure using field plate electrodes. Moreover, further miniaturization of the device layout will enable a much lower R_{ON} to be obtained.




Figure 9. Plane view of the fabricated GaN DMOSFET with an L_g of $0.4 \mu\text{m}$ and W_g of $50 \mu\text{m}$. The cell pitch of the power DMOSFET was $40 \mu\text{m}$.




Figure 10. I_{ds} - V_{gs} and g_m - V_{gs} characteristics at a linear region of the DMOSFET.




Figure 11. Subthreshold characteristics of the DMOSFET. D_{it} estimated from subthreshold slope of 264 mV/dec was $2.1 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$.




Figure 12. I_{ds} - V_{gs} and g_m - V_{gs} characteristics of the DMOSFET at $V_{ds} = 15$ V.




Figure 13. I_{ds} - V_{ds} characteristics of the DMOSFET. On-resistance of $46.4 \Omega \cdot \text{mm}$ was measured at $V_{gs} = 15 \text{ V}$ and $V_{ds} = 0.5 \text{ V}$.




Figure 14. Simulated linear region electron current flow of the GaN DMOSFET with an L_j of $3.0 \mu\text{m}$ at $V_{gs} = 15 \text{ V}$ and $V_{ds} = 0.5 \text{ V}$. In saturation regions, the electron current flows without tightening in an L_j above $3 \mu\text{m}$.




Figure 15. On-resistance as a function of JFET gap (L_j).




Figure 16. (a) On-state and (b) off-state I_{ds} - V_{ds} characteristics of the DMOSFET ($L_g = 0.4 \mu\text{m}$ and $W_g = 100 \mu\text{m}$). The blocking voltage at off-state was 213 V.

5. Conclusions

We have demonstrated a normally-off, self-aligned GaN DMOSFET with a gate length of $0.4 \mu\text{m}$ fabricated by the double ion implantation of Mg and Si for the first time. V_{th} obtained from extrapolation of a linear portion of g_m was about 3.6 V. I_{dsm} and g_{mmax} at a drain voltage of 15 V for the DMOSFET was 115 mA/mm and 19 mS/mm, respectively. The blocking voltage at off-state was 213 V. R_{on} estimated from the linear region was $9.3 \text{ m}\Omega\cdot\text{cm}^2$. The difference between calculated and measured V_{th} s could be due to the activation ratio of ion-implanted Mg as well as Fermi level pinning and the interface state density. High-performance normally-off vertical GaN DMOSFETs can be achieved by further improvement of the double ion implantation procedure, especially the development of higher-temperature annealing processes.

Author Contributions: Conceptualization, M.Y., M.D., Y.H., H.A., T.K. and T.N. (Tohru Nakamura); Data curation, M.Y., T.T. and T.N. (Tohru Nakamura); Formal analysis, M.Y., T.T. and T.N. (Tohru Nakamura); Funding acquisition, K.K., H.A. and T.K.; Investigation, M.Y., Y.A., M.D., T.T., Y.H. and T.N. (Tohru Nakamura); Project administration, K.K., T.N. (Tomoaki Nishimura) and H.A.; Writing—original draft, M.Y. and T.N. (Tohru Nakamura); Writing—review & editing, M.D. and K.K.

Funding: This work was supported by MEXT “Program for research and development of next generation semiconductor to realize energy-saving society”.

Acknowledgments: The authors thank T. Tsuchiya and A. Terano at Ushio Opto Semiconductors for their supporting of this research.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Shenoy, P.M.; Baliga, B.J. The planar 6H-SiC ACCUFET: A new high-voltage power MOSFET structure. *IEEE Electron Device Lett.* **1997**, *18*, 589–591. [[CrossRef](#)]
- Cooper, J.A.; Melloch, M.R.; Singh, R.; Agarwal, A.; Palmour, J.W. Status and prospects for SiC power MOSFETs. *IEEE Trans. Electron Devices* **2002**, *49*, 658–664. [[CrossRef](#)]
- Chow, T.P. High-voltage SiC and GaN power devices. *Microelectron. Eng.* **2006**, *83*, 112–122. [[CrossRef](#)]
- Nagasawa, H.; Abe, M.; Yagi, K.; Kawahara, T.; Hatta, N. Fabrication of high performance 3C-SiC vertical MOSFETs by reducing planar defects. *Phys. Status Solidi B* **2008**, *245*, 1272–1280. [[CrossRef](#)]
- Otake, H.; Chikamatsu, K.; Yamaguchi, A.; Fujishima, T.; Ohta, H. Vertical GaN-based trench gate metal oxide semiconductor field-effect transistors on GaN bulk substrates. *Appl. Phys. Express* **2008**, *1*, 11105. [[CrossRef](#)]
- Chowdhury, S.; Mishra, U.K. Lateral and Vertical Transistors Using the AlGaIn/GaN Heterostructure. *IEEE Trans. Electron Devices* **2013**, *60*, 3060–3066. [[CrossRef](#)]

7. Oka, T.; Ueno, Y.; Ina, T.; Hasegawa, K. Vertical GaN-based trench metal oxide semiconductor field-effect transistors on a free-standing GaN substrate with blocking voltage of 1.6 kV. *Appl. Phys. Express* **2014**, *7*, 21002. [[CrossRef](#)]
8. Millan, J.; Godignon, P.; Perpina, X.; Perez-Tomas, A.; Rebollo, J. A Survey of Wide Bandgap Power Semiconductor Devices. *IEEE Trans. Power Electron.* **2014**, *29*, 2155–2163. [[CrossRef](#)]
9. Mantooth, H.A.; Glover, M.D.; Shepherd, P. Wide Bandgap Technologies and Their Implications on Miniaturizing Power Electronic Systems. *IEEE J. Emerg. Sel. Top. Power Electron.* **2014**, *2*, 374–385. [[CrossRef](#)]
10. Kachi, T. State-of-the-art GaN vertical power devices. In Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; IEEE: Piscataway, NJ, USA. [[CrossRef](#)]
11. Cooper, J.A.; Agarwal, A. SiC power-switching devices—the second electronics revolution? *Proc. IEEE* **2002**, *90*, 956–968. [[CrossRef](#)]
12. Roccaforte, F.; Fiorenza, P.; Greco, G.; Nigro, R.L.; Giannazzo, F.; Patti, A.; Saggio, M. Challenges for energy efficient wide band gap semiconductor power devices. *Phys. Status Solidi. A* **2014**, *211*, 2063–2071.
13. Ben Zaken, B.; Zanzury, T.; Malka, D. An 8-Channel Wavelength MMI Demultiplexer in Slot Waveguide Structures. *Materials* **2016**, *9*, 881. [[CrossRef](#)] [[PubMed](#)]
14. Nikolaevsky, L.; Shchori, T.; Malka, D. Modeling a 1×8 MMI Green Light Power Splitter Based on Gallium-Nitride Slot Waveguide Structure. *IEEE Photonics Technol. Lett.* **2018**, *30*, 720–723. [[CrossRef](#)]
15. Shores, T.; Katanov, N.; Malka, D. 1×4 MMI visible light wavelength demultiplexer based on a GaN slot-waveguide structure. *Photonics Nanostruct. Fundam. Appl.* **2018**, *30*, 45. [[CrossRef](#)]
16. Lu, B.; Matioli, E.; Palacios, T. Tri-Gate Normally-Off GaN Power MISFET. *IEEE Electron Device Lett.* **2012**, *33*, 360–362. [[CrossRef](#)]
17. Singiseti, U.; Wong, M.W.; Dasgupta, S.; Nidhi, Swenson, B.; Thibeault, B.J.; Speck, J.S.; Mishra, U.K. Enhancement-Mode N-Polar GaN MISFETs With Self-Aligned Source/Drain Regrowth. *IEEE Electron Device Lett.* **2011**, *32*, 137–139. [[CrossRef](#)]
18. Chini, A.; Wittich, J.; Heikman, S.; Keller, S.; DenBaars, S.P.; Mishra, U.K. Power and linearity characteristics of GaN MISFETs on sapphire substrate. *IEEE Electron Device Lett.* **2004**, *25*, 55–57. [[CrossRef](#)]
19. Oka, T.; Nozawa, T. AlGaIn/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications. *IEEE Electron Device Lett.* **2008**, *29*, 668–670. [[CrossRef](#)]
20. Oikawa, T.; Saijo, Y.; Kato, S.; Mishima, T.; Nakamura, T. Formation of definite GaN p–n junction by Mg-ion implantation to n-GaN epitaxial layers grown on a high-quality free-standing GaN substrate. *Nucl. Instrum. Methods Phys. Res. Sect. B Beam Interact. Mater. Atoms* **2015**, *365*, 168–170. [[CrossRef](#)]
21. Feigelson, B.N.; Anderson, T.J.; Abraham, M.; Freitas, J.A.; Hite, J.K.; Eddy, C.R.; Kub, F.J. Multicycle rapid thermal annealing technique and its application for the electrical activation of Mg implanted in GaN. *J. Cryst. Growth* **2012**, *350*, 21–26. [[CrossRef](#)]
22. Niwa, T.; Fujii, T.; Oka, T. High carrier activation of Mg ion-implanted GaN by conventional rapid thermal annealing. *Appl. Phys. Express* **2017**, *10*, 91002. [[CrossRef](#)]
23. Zhang, Y.; Liu, Z.; Tadjer, M.J.; Sun, M.; Piedra, D.; Hatem, C.; Anderson, T.J.; Luna, L.E.; Nath, A.; Koehler, A.D.; et al. Vertical GaN Junction Barrier Schottky Rectifiers by Selective Ion Implantation. *IEEE Electron Device Lett.* **2017**, *38*, 1097–1100. [[CrossRef](#)]
24. Kasai, H.; Ogawa, H.; Nishimura, T.; Nakamura, T. Nitrogen ion implantation isolation technology for normally-off GaN MISFETs on p-GaN substrate. *Phys. Status Solidi C* **2014**, *11*, 914–917. [[CrossRef](#)]
25. Ogawa, H.; Okazaki, T.; Kasai, H.; Hara, K.; Notani, Y.; Yamamoto, Y.; Nakamura, T. Normally-off GaN MOSFETs with high-k dielectric CeO₂ films deposited by RF sputtering. *Phys. Status Solidi C* **2014**, *11*, 302. [[CrossRef](#)]
26. Cheong, M.G.; Kim, K.S.; Kim, C.S.; Choi, R.J.; Yoon, H.S.; Namgung, N.W.; Suh, E.; Lee, H.J. Strong acceptor density and temperature dependences of thermal activation energy of acceptors in a Mg-doped GaN epilayer grown by metalorganic chemical-vapor deposition. *Appl. Phys. Lett.* **2002**, *80*, 1001–1003. [[CrossRef](#)]
27. Ortiz-Conde, A.; García Sánchez, F.J.; Liou, J.J.; Cerdeira, A.; Estrada, M.; Yue, Y. A review of recent MOSFET threshold voltage extraction methods. *Microelectron. Reliab.* **2002**, *42*, 583–596. [[CrossRef](#)]
28. Sze, S.M.; Ng, K.K. *Physics of Semiconductor Devices*; Wiley-Interscience: Hoboken, NJ, USA, 2007.
29. Long, J.P.; Bermudez, V.M. Band bending and photoemission-induced surface photovoltages on clean n- and p-GaN (0001) surfaces. *Phys. Rev. B* **2002**, *66*, 121308. [[CrossRef](#)]

30. Shiojima, K.; Sugahara, T.; Sakai, S. Current transport mechanism of p-GaN Schottky contacts. *Appl. Phys. Lett.* **2000**, *77*, 4353–4355. [[CrossRef](#)]
31. Brosselard, P.; Perpiñà, X.; Pérez-Tomás, A.; Placidi, M.; Millán, J.; Jordà, X.; Godignon, P.; Constant, A. GaN metal-oxide-semiconductor field-effect transistor inversion channel mobility modeling. *J. Appl. Phys.* **2009**, *105*, 6.
32. Kuball, M.; Hayes, J.M.; Suski, T.; Jun, J.; Leszczynski, M.; Domagala, J.; Tan, H.H.; Williams, J.S.; Jagadish, C. High-pressure high-temperature annealing of ion-implanted GaN films monitored by visible and ultraviolet micro-Raman scattering. *J. Appl. Phys.* **2000**, *87*, 2736–2741. [[CrossRef](#)]
33. Mochizuki, K. *Vertical GaN and SiC Power Devices*; Artech House: Norwood, MA, USA, 2018.
34. Colinge, J. Subthreshold slope of thin-film SOI MOSFET's. *IEEE Electron Device Lett.* **1986**, *7*, 244–246. [[CrossRef](#)]
35. Wu, T.; Franco, J.; Marcon, D.; De Jaeger, B.; Bakeroot, B.; Kang, X.; Stoffels, S.; Van Hove, M.; Groeseneken, G.; Decoutere, S. Positive bias temperature instability evaluation in fully recessed gate GaN MIS-FETs. In Proceedings of the 2016 IEEE International Reliability Physics Symposium (IRPS), Pasadena, CA, USA, 17–21 April 2016. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).