

Article

Investigation of Negative Bias Temperature Instability Effect in Nano PDSOI PMOSFET

Yafang Yang , Hongxia Liu , Kun Yang, Zihou Gao and Zixu Liu

Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China; yfyang_xd@163.com (Y.Y.); kuny2019@163.com (K.Y.); gaozih_xd@163.com (Z.G.); zxliu0026@163.com (Z.L.)

* Correspondence: hxliu@mail.xidian.edu.cn; Tel.: +86-130-8756-8718

Abstract: The Negative Bias Temperature Instability (NBTI) effect of partially depleted silicon-on-insulator (PDSOI) PMOSFET based on 130 nm is investigated. First, the effect of NBTI on the IV characteristics and parameter degradation of T-Gate PDSOI PMOSFET was investigated by accelerated stress tests. The results show that NBTI leads to a threshold voltage negative shift, saturate drain current reduction and transconductance degradation of the PMOSFET. Next, the relationship between the threshold voltage shift and stress time, gate bias and temperature, and the channel length is investigated, and the NBTI lifetime prediction model is established. The results show that the NBTI lifetime of a 130 nm T-Gate PDSOI PMOSFET is approximately 18.7 years under the stress of $V_G = -1.2$ V and $T = 125$ °C. Finally, the effect of the floating-body effect on NBTI of PDSOI PMOSFET is investigated. It is found that the NBTI degradation of T-Gate SOI devices is greater than that of the floating-body SOI devices, which indicates that the floating-body effect suppresses the NBTI degradation of SOI devices.

Keywords: negative bias temperature instability; partially depleted silicon-on-insulator; threshold voltage shift; NBTI lifetime; floating-body



Citation: Yang, Y.; Liu, H.; Yang, K.; Gao, Z.; Liu, Z. Investigation of Negative Bias Temperature Instability Effect in Nano PDSOI PMOSFET. *Micromachines* **2022**, *13*, 808. <https://doi.org/10.3390/mi13050808>

Academic Editor: Nam-Trung Nguyen

Received: 20 April 2022

Accepted: 21 May 2022

Published: 23 May 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

With the shrinking size of the integrated circuit and the thinning gate oxide thickness of MOSFETs, negative bias temperature instability (NBTI) has become a major reliability issue in modern CMOS technology [1]. It mainly describes the performance degradation of the PMOSFET when operating at negative gate bias and high temperature, which is mainly manifested as the threshold voltage shift, transconductance drop, and saturate current decrease of the PMOSFET due to the interface trap at Si/SiO₂ and the trap charge generated in the gate oxide [2]. Researchers have proposed many models to interpret the degradation mechanism of NBTI, among which the reaction-diffusion (R-D) model has been widely applied [3]. The R-D model assumes that when a bias is applied to the gate, a reaction related to the electric field will occur at the Si/SiO₂ interface, and the passivated Si-H bonds will be broken, resulting in interface traps, as shown in Figure 1. Meanwhile, the high temperature will weaken the existing Si-H bonds, so it will also aggravate NBTI [4].




Figure 1. Schematic illustration of the R-D model to interpret interface trap generation.

Recently, silicon-on-insulator (SOI) technology has been widely used because of its main advantages, including latch-up immunity and high speed [5]. Whereas the NBTI effect has a more severe impact on the reliability of SOI devices, and it is found that the NBTI degradation of SOI devices is greater than that of CMOS devices [6]. Compared with CMOS devices, SOI devices will produce a self-heating effect under the action of NBTI stress due to the existence of buried oxide, resulting in the increase of device channel temperature. According to the degradation mechanism of the NBTI effect, higher temperature will make the NBTI degradation of PMOSFET more serious. Moreover, it is found that most of the current research on NBTI lifetime prediction is based on CMOS devices [7], while the research on the NBTI lifetime of SOI devices is very lacking, and most of them only involve the NBTI failure mechanism and electrical performance degradation, and there is no complete NBTI lifetime prediction model [8–10]. Therefore, the basic research on NBTI and the establishment of the NBTI lifetime model in this paper are of great significance.

In addition, the research object of this paper is mainly partially depleted (PD) SOI devices. Due to their own structural characteristics, PDSOI devices have the floating-body effect, which will have a negative impact on the device characteristics [11]. The floating-body effect can be suppressed by building body contact, which mainly includes T-Gate and H-Gate. In order to further study the NBTI of SOI devices, the influence of the floating-body effect on NBTI is studied in this paper.

In this paper, the transfer characteristics and sensitive parameters degradation due to NBTI of a 130 nm PDSOI technology are investigated. The stress time, electric field, temperature, and channel length dependence of NBTI characterized by parameter shifts of PMOSFET are studied, and the transistor lifetime is evaluated. The following section will elaborate on the devices used and experimental details. The next section discusses the experimental results obtained by the NBTI experiments, estimates the lifetime of NBTI, and investigates the effect of floating body on NBTI.

2. Materials and Methods

All devices used in the experiments were fabricated based on the 130 nm PDSOI process. The top Si film thickness is 100 nm, and the buried oxide thickness is 145 nm. The Core and I/O devices are selected as samples in our experiments, and both devices are described in Table 1. As shown in Figure 2, a T-Gate is used for body contact to suppress the floating-body effect.

Table 1. The two kinds of devices in the 130 nm PDSOI technology.

Device	Body Contact	Operating Voltage	Gate Oxide Thickness	Width-Length-Ratios (W/L)
Core	T-Gate	1.2 V	2 nm	0.5 μm /0.13 μm
				0.5 μm /0.18 μm
				0.5 μm /0.5 μm
I/O	T-Gate	3.3 V	7 nm	0.5 μm /1.2 μm
	Floating Body	3.3 V	7 nm	0.5 μm /1.2 μm




Figure 2. Layout of PMOS transistor used in our study.

The NBTI stress experiments were conducted by an Agilent B1500 semiconductor parameter analyzer [12] using the quasi-DC Stress-Measure-Stress (SMS) technique [7]. NBTI measurement includes applying voltage stress higher than the operating voltage to the gate at a high temperature to accelerate degradation. The source, drain, and substrate contacts were grounded in this experiment [13]. The wafers were subjected to different stress temperatures of 100, 125, and 150 °C, and the applied stress biases at the gate were -1.8 , -2.0 , and -2.2 V [14]. The total stress time was 3000 s, with periodic interruptions. The following device parameters were measured to monitor device degradation under stress: V_{th} , I_{ds} , and g_{mmax} . A complete $I_d \sim V_g$ curve was measured before and after the stress with $V_d = -0.1$ V, and V_{th} is the threshold voltage extracted through the maximum transconductance method. I_{ds} was extracted from the $I_d \sim V_g$ curve, and its value is equal to the corresponding I_d value when $V_g = -1.2$ V in the $I_d \sim V_g$ curve. g_m was obtained by differentiating the $I_d \sim V_g$ curve, and g_{mmax} is the maximum value in g_m .

In addition, the Sentaurus TCAD simulation tool was used to analyze the internal mechanism of the degradation of electrical characteristics of PDSOI PMOS devices before and after NBT stress [15]. The models used in the simulation process mainly include the trap degradation model, the mobility degradation model, and the recombination model [16].

3. Results and Discussion

3.1. NBTI Degradation of I - V Characteristic

Figure 3 shows the transfer characteristics of a Core PMOS with $W/L = 0.5 \mu\text{m}/0.13 \mu\text{m}$ before and after stress. $T = 125$ °C and $V_G = -2.0$ V were selected as the main stress conditions to prevent the SOI device's failure due to excessive temperature or excessive gate voltage during the test. It can be observed that the negative shift of threshold voltage after NBT stress. The threshold voltage is changed from -0.32166 V to -0.33182 V, and the shift is about 10.16 mV. It is caused by the interface trap at Si/SiO₂ and the trap charge generated in the gate oxide [2]. This paper verifies this phenomenon through TCAD simulation; the simulation results are shown in Figure 4. It can be observed from the figure that the concentration of the interface trap at Si/SiO₂ after NBT stress is significantly increased, and the increase in trap charge will cause a negative shift in the threshold voltage. In order to evaluate the reliability of MOSFET, the threshold voltage shift (ΔV_{th}) is often used as the evaluation standard. ΔV_{th} can be expressed as follows:

$$\Delta V_{th} = \frac{-q(\Delta N_{ot} + \Delta N_{it})}{C_{ox}} = \frac{-q(\Delta N_{ot} + \Delta N_{it})t_{ox}}{\epsilon_{ox}} \quad (1)$$

where q is the electron charge, C_{ox} is the gate oxide capacitance, t_{ox} is the gate oxide thickness, ϵ_{ox} is the permittivity of the oxide, and ΔN_{ot} and ΔN_{it} are the density of stress-induced oxide trapped charge and interface trap at Si/SiO₂, respectively.

Figure 4 shows the interface trap concentration at Si/SiO₂ of the SOI PMOS device before and after stress. It can be observed from the figure that the concentration of interface traps at Si/SiO₂ increases significantly after NBT stress, which is because under the action of NBT stress, the Si-H bond is broken, and, finally, the electrically active interface traps are formed, resulting in the trap concentration at the interface increasing.

In addition, the reduction of the drain current at $V_g = -1.2$ V after NBT stress can be observed in Figure 3, and the drain current varies from 16.3 μA to 15.8 μA , the shift is about 0.5 μA . The drain current reduction is caused by the threshold voltage and mobility. The interface trap concentration at Si/SiO₂ increased significantly after the stress, causing a chance of scattering of the device [17], and the internal carrier mobility decreased, resulting in the reduction of the drain current. This paper verifies this phenomenon through TCAD simulation; the results are shown in Figure 5. It is observed that the device channel carrier mobility declines after NBT stress. This is because under the conditions of high temperature and negative gate voltage, the internal lattice collision of the device is intensified, and the scattering probability increases, which leads to the deterioration of the carrier mobility.




Figure 3. Transfer characteristics of PMOS before and after NBT stress. (a) Complete, (b) Enlarged.




Figure 4. Distribution of interface trap concentration in PMOSFET.




Figure 5. Distribution of carrier mobility in PMOSFET. (a) Before stress, (b) After stress, (c) Compared.

Transconductance is the embodiment of the control ability of gate voltage to drain current. The higher the transconductance, the better the high-frequency response characteristics of the device. Figure 6 shows the transconductance characteristics of PMOSFET before and after stress. It can be observed that the transconductance decreases, and the maximum transconductance is a more negative gate voltage shift after NBT stress. As shown in Figure 6, the maximum transconductance shifts from 22.6 μS corresponding to $V_g = -0.571\text{ V}$ to 22.1 μS corresponding to $V_g = -0.662\text{ V}$. Since the transconductance is proportional to the mobility in the linear region, and NBT stress leads to the decrease of carrier mobility, the device transconductance decreases after NBT stress.




Figure 6. Transconductance characteristics of Core PMOS before and after NBTI stress.

It can be seen from the above analysis that the NBTI effect mainly leads to the degradation of electrically sensitive parameters, such as threshold voltage, saturated drain current, and maximum transconductance, of PMOS devices. Figure 7 shows the relationship between the shift of the sensitive parameter and the stress time. It can be observed from the figure that under the same stress condition, the degradation trend of threshold voltage, drain current, and transconductance is the same, which is shown as follows: with the increase of stress time, the degradation of sensitive parameters increases gradually. However, their degradation amounts are different, with the threshold voltage degradation being the largest. Therefore, the degradation of the threshold voltage is the main in the later research process; that is, the NBTI lifetime prediction model of SOI PMOS devices is established based on the threshold voltage shift.




Figure 7. Degradation comparison of sensitive parameters after NBT stress.

3.2. Construction of NBTI Lifetime Prediction Model

The study found that the NBTI degeneration of the device can be represented by the following empirical models [18],

$$\Delta V_{th} \propto \left(\frac{1}{L}\right)^p \times \exp\left(-\frac{E_a}{KT}\right) \times \exp\left(-\frac{C}{|VG|}\right) \times t^n \tag{2}$$

where n is the time exponent factor, p is the channel length influence factor, E_a is the activation energy, and C is the electric field acceleration factor. These parameters can be extracted from the experimental results.

3.2.1. Stress Time Dependence of NBTI Degradation

Figure 8 presents ΔV_{th} degradation dependence on the stress time. It can be observed that the threshold voltage shift increases with the increase of NBT stress time and is approximate to a straight line in double logarithmic coordinates. That is, the relationship between the threshold voltage and stress time conforms to the power exponent and the time exponent factor $n = 0.28$ [19].




Figure 8. ΔV_{th} degradation dependence on the stress time.

3.2.2. Gate Bias Dependence of NBTI Degradation

Figure 9a presents the time evolution of ΔV_{th} degradation under different gate biases. It can be observed from the figure that under different gate bias stress, the threshold voltage shift of SOI PMOS device will increase with the increase of stress time after NBT stress, and the greater the gate bias stress, the more serious the damage degree of the device, which indicates that increasing the gate bias stress can accelerate the NBTI degradation of the PMOS device. The reason for this phenomenon is that when the thickness of the gate oxide of the SOI PMOS device remains unchanged, the increase of the stress gate voltage will lead to an increase in the longitudinal electric field intensity of the device. According to the degradation mechanism of the NBTI effect, the increase of gate electric field intensity will make the process of hole injection into the gate dielectric layer of PMOS devices easier, which will lead to more holes in the gate oxide. Holes can accelerate the reaction-diffusion process inside PMOS devices, which is reflected in the greatly increased fracture probability of the Si-H bond at the Si/SiO₂ interface. This phenomenon leads to the greatly increased number of H material diffused into the gate oxide, which makes the NBTI degradation of PMOS devices worse.




Figure 9. (a) Time evolution of ΔV_{th} degradation under different gate biases. (b) ΔV_{th} degradation dependence on the stress bias.

Figure 9b presents ΔV_{th} degradation dependence on the stress gate bias. It can be observed that there is a linear relationship between the threshold voltage degradation and the reciprocal of the gate bias in semi-logarithmic coordinates, which meets the empirical model-exp model. The electric field acceleration factor can be extracted from Figure 9b; that is, $C = 3.42$.

3.2.3. Temperature Dependence of NBTI Degradation

Figure 10a presents the time evolution of ΔV_{th} degradation under different temperatures. It can be observed from the figure that under different stress temperatures, the threshold voltage shift of the device under test after NBT stress increases with the increase of stress time, and the NBTI degradation of the device becomes more severe with the increase of temperature; that is, an increase in temperature will accelerate the NBTI degradation of SOI PMOS devices. The reason for this phenomenon is that high temperatures accelerate the fracture of Si-H bonds at the Si/SiO₂ interface of PMOSFET, and high temperatures can accelerate the diffusion of by-product H produced in the R-D process into the gate oxide. These two factors lead to the intensification of NBTI degradation of PMOSFET [20].




Figure 10. (a) Time evolution of ΔV_{th} degradation under different temperatures. (b) ΔV_{th} degradation dependence on the stress temperature.

Figure 10b presents the ΔV_{th} degradation dependence on the stress temperature. It can be observed that there is a linear relationship between the threshold voltage shift and the reciprocal of the product of temperature and Boltzmann constant in semi-logarithmic

coordinates; that is, the relationship between the threshold voltage shift and stress temperature conforms to the empirical model Arrhenius equation. From Figure 10b, the activation energy, E_a is extracted to be 0.24 eV [21].

3.2.4. Channel Length Dependence of NBTI Degradation

Figure 11a presents the time evolution of ΔV_{th} degradation under different channel lengths. It can be observed from the figure that the threshold voltage degradation trend of PMOSFET under different channel lengths is similar, and with the decrease of channel length, the threshold voltage shift increases; that is, the degradation of NBTI becomes worse [22].




Figure 11. (a) Time evolution of ΔV_{th} degradation under different channel lengths. (b) ΔV_{th} degradation dependence on the channel length.

Figure 11b presents ΔV_{th} degradation dependence on the channel length. It can be observed that there is a linear relationship between the threshold voltage shift and the reciprocal of the channel length in the double logarithmic coordinate; that is, there is a power-law relationship between the threshold voltage shift and the reciprocal of the channel length. From Figure 11b, the channel length exponent factor, p is extracted to be 0.24.

It can be seen from the above discussion that the time exponent factor is $n = 0.28$, the activation energy is $E_a = 0.24$, the electric field acceleration factor is $C = 3.42$, and the channel length exponent factor is $p = 0.24$. Therefore, the empirical model can be transformed into:

$$\Delta V_{th} = A \times \left(\frac{1}{L}\right)^{0.24} \times \exp\left(-\frac{0.24}{KT}\right) \times \exp\left(-\frac{3.42}{|VG|}\right) \times t^{0.28} \quad (3)$$

where the proportional constant A is related to the specific process. The lifetime of PMOSFET can be measured under constant high temperatures and gate voltage stress, and then the value of A can be determined.

The NBTI lifetime of PMOSFET can be defined as the time when the threshold voltage shifts by 100 mV when the temperature is 125 °C and the gate is at normal working voltage. It is deduced that the NBTI lifetime of 130 nm TB PDSOI PMOS device is about 18.7 years.

3.3. Influence of Floating Body on NBTI of SOI Devices

Figure 12 shows the time dependence of the threshold voltage shift of the floating-body and the T-Gate SOI PMOSFET after NBT stress, from which it can be seen that the NBTI degradation trend of the floating-body SOI device is similar to that of the T-Gate SOI device, which shows that the threshold voltage degradation increases with the stress time and is linearly related to the stress time in double logarithmic coordinates. The time

acceleration factor is about 0.25, and this phenomenon indicates that the presence of the floating body does not change the NBTI degradation mechanism of the PDSOI PMOSFET. It can also be observed that the degradation of the T-Gate SOI device is greater than that of floating-body SOI devices in a short stress time because, in floating-body SOI devices, tunneling electrons accumulate in the substrate, resulting in a lower potential in the body region, which further reduces the longitudinal gate oxide electric field. This results in a reduction in the number of holes in the channel inversion layer that form the interfacial state and oxide trap charges [23], leading to less NBTI degradation in floating-body SOI devices than in T-Gate SOI devices in a short stress time [24].




Figure 12. Comparison of NBTI degradation between floating-body and T-Gate SOI PMOSFET.

4. Conclusions

In this paper, the NBTI effect of PMOSFET from 130 nm PDSOI technology were investigated. First of all, the IV characteristics of 130 nm PDSOI PMOSFET under NBT stress and the degradation law of electrical parameters are analyzed through experimental tests. The test results show that NBTI leads to a negative shift of the PMOSFET threshold voltage, reduction of drain current in the linear region, and reduction of maximum transconductance. Then, the effects of temperature, gate bias, and channel length on the NBTI effect of SOI devices were investigated. It was found that the threshold voltage degradation is greater at high temperature, large gate bias, and small channel length. In addition, based on the experimental results, the activation energy, electric field acceleration factor, and time and channel length-related parameter factors were extracted to establish the NBTI lifetime prediction model for 130 nm PDSOI PMOSFETs. The NBTI lifetime of the device was inferred to be about 18.7 years under the stress of $V_G = -1.2$ V and $T = 125^\circ\text{C}$. Finally, the effect of the floating body on the NBTI of the PDSOI PMOSFET was investigated by comparing the NBTI degradation of the floating-body and T-Gate SOI devices. The results show that the NBTI degradation law of floating-body SOI devices is similar to that of T-Gate SOI devices, but the NBTI degradation of floating-body SOI devices is less than that of T-Gate SOI devices in a short stress time.

Author Contributions: Conceptualization, Y.Y.; methodology, Y.Y. and K.Y.; formal analysis, Y.Y.; investigation, Z.G. and Y.Y.; writing—original draft preparation, Y.Y.; writing—review and editing, Y.Y.; supervision, Z.L.; project administration, K.Y.; funding acquisition, H.L. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the National Natural Science Foundation of China (grant No.U1866212), the Laboratory Open Fund of Beijing Smart-chip Microelectronics Technology Co., Ltd.(grant No. SGITZXDDKJQT2002303), and the Innovation Foundation of Radiation Application (grant No. KFZC2018040206).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Chaudhary, A.; Fernandez, B.; Parihar, N.; Mahapatra, S. Consistency of the Two Component Composite Modeling Framework for NBTI in Large and Small Area p-MOSFETs. *IEEE Trans. Electron Devices* **2016**, *64*, 256–263. [\[CrossRef\]](#)
2. Peng, C.; Lei, Z.; Gao, R.; Zhang, Z.; Chen, Y.; En, Y.; Huang, Y. Investigation of Negative Bias Temperature Instability Effect in Partially Depleted SOI pMOSFET. *IEEE Access* **2020**, *8*, 99037–99046. [\[CrossRef\]](#)
3. Huard, V.; Parthasarathy, C.R.; Bravaix, A.; Hugel, T.; Guerin, C.; Vincent, E. Design-in-Reliability Approach for NBTI and Hot-Carrier Degradations in Advanced Nodes. *IEEE Trans. Device Mater. Reliab.* **2007**, *7*, 558–570. [\[CrossRef\]](#)
4. Alam, M.; Mahapatra, S. A comprehensive model of PMOS NBTI degradation. *Microelectron. Reliab.* **2005**, *45*, 71–81. [\[CrossRef\]](#)
5. Hammad, M.; Schroder, D. Analytical modeling of the partially-depleted SOI MOSFET. *IEEE Trans. Electron Devices* **2001**, *48*, 252–258. [\[CrossRef\]](#)
6. Liu, S.; Ioannou, D.; Flanery, M.; Hughes, H.L. NBTI in SOI p-Channel MOS Field Effect Transistors. In Proceedings of the 2005 IEEE International Integrated Reliability Workshop, Lake Tahoe, CA, USA, 17–20 October 2006. [\[CrossRef\]](#)
7. Hatta, S.F.W.M.; Hussin, H.; Soon, F.Y.; Wahab, Y.A.; Hadi, D.A.; Soim, N.; Alam, A.H.M.Z.; Nordin, A.N. Negative bias temperature instability characterization and lifetime evaluations of submicron pMOSFET. In Proceedings of the 2017 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE), Langkawi Island, Malaysia, 24–25 April 2017; pp. 206–211. [\[CrossRef\]](#)
8. Ishigaki, T.; Tsuchiya, R.; Morita, Y.; Sugii, N.; Kimura, S. Effects of Device Structure and Back Biasing on HCI and NBTI in Silicon-on-Thin-BOX (SOTB) CMOSFET. *IEEE Trans. Electron Devices* **2011**, *58*, 1197–1204. [\[CrossRef\]](#)
9. Lo, W.-H.; Chang, T.-C.; Dai, C.-H.; Chung, W.-L.; Chen, C.-E.; Ho, S.-H.; Cheng, O.; Huang, C.T. Impact of Mechanical Strain on GIFBE in PD SOI p-MOSFETs as Indicated from NBTI Degradation. *IEEE Electron Device Lett.* **2012**, *33*, 303–305. [\[CrossRef\]](#)
10. Geoghegan, K.B.; Siddiqui, J.J.; Weatherford, T.R. PMOS NBTI Analysis of a 45nm CMOS-SOI Process with Nitrided Gate Dielectric. In Proceedings of the 2012 IEEE International Integrated Reliability Workshop Final Report, South Lake Tahoe, CA, USA, 14–18 October 2012; pp. 199–202. [\[CrossRef\]](#)
11. Pretet, J.; Matsumoto, T.; Poiroux, T.; Cristoloveanu, S.; Gwoziecki, R.; Raynaud, C.; Roveda, A.; Brut, H. New Mechanism of Body Charging in Partially Depleted SOI-MOSFETs with Ultra-thin Gate Oxides. In Proceedings of the 2nd European Solid-State Device Research Conference, Firenze, Italy, 24–26 September 2002; pp. 515–518. [\[CrossRef\]](#)
12. *B1500A Semiconductor Device Analyzer-Data Sheet*; Keysight Technol: Santa Rosa, CA, USA, 2019.
13. Huard, V.; Denais, M.; Parthasarathy, C. NBTI degradation: From physical mechanisms to modelling. *Microelectron. Reliab.* **2006**, *46*, 1–23. [\[CrossRef\]](#)
14. *JESD90; A Procedure for Measuring P-Channel MOSFET Negative Bias Temperature Instabilities*; JEDEC Solid State Association: Arlington County, VA, USA, 2004; JEDEC Standard.
15. Synopsys. *Sentaurus Device User Guide*; Version O-2018.06; Synopsys: Las Vegas, CA, USA, 2018.
16. Synopsys. *Simulation of PMOSFET Degradation Kinetics with TCAD Sentaurus.2007*; Synopsys: Las Vegas, CA, USA, 2007.
17. Ouisse, T.; Cristoloveanu, S.; Borel, G. Electron trapping in irradiated SIMOX buried oxides. *IEEE Electron Device Lett.* **1991**, *12*, 312–314. [\[CrossRef\]](#)
18. Yang, C.-X.; Sun, X.-Y.; Liu, B.; Lian, H.-T. Determination of Total Phosphorus in Water Sample by Digital Imaging Colorimetry. *Chin. J. Anal. Chem.* **2007**, *35*, 850–853. [\[CrossRef\]](#)
19. Chakravarthi, S.; Krishnan, S.; Reddy, V.C.V.P.; Machala, C. A Comprehensive Framework for Predictive Modeling of Negative bias Temperature Instability. In Proceedings of the 2004 IEEE International Reliability Physics Symposium, Phoenix, AZ, USA, 25–29 April 2004; pp. 273–282. [\[CrossRef\]](#)
20. Lu, D.; Ruggles, G.A.; Wortman, J.J. Effects of processing conditions on negative bias temperature instability in metal-oxide-semiconductor structures. *Appl. Phys. Lett.* **1988**, *52*, 1344–1346. [\[CrossRef\]](#)
21. Ang, D.S.; Teo, Z.Q.; Ho, T.J.J.; Ng, C.M. Reassessing the Mechanisms of Negative-Bias Temperature Instability by Repetitive Stress/Relaxation Experiments. *IEEE Trans. Device Mater. Reliab.* **2010**, *11*, 19–34. [\[CrossRef\]](#)
22. *2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)*; IEEE: Austin, TX, USA, 2004. [\[CrossRef\]](#)
23. Huang, L.X. The Research on the Effects of Reliability Issues on Ultra Deep Submicron SOI PMOS and Total Ionizing Dose Effect of small size Quasi-SOI Devices. Ph. D. Thesis, Beijing University, Beijing, China, 2013.
24. Mishra, R.; Ioannou, D.; Mitra, S.; Gauthier, R. Effect of Floating-Body and Stress Bias on NBTI and HCI on 65-nm SOI pMOSFETs. *IEEE Electron Device Lett.* **2008**, *29*, 262–264. [\[CrossRef\]](#)