

ARTICLE

Received 21 Oct 2015 | Accepted 19 Apr 2017 | Published 5 Jun 2017

DOI: 10.1038/ncomms15666

OPEN

# Three-dimensional crossbar arrays of self-rectifying Si/SiO<sub>2</sub>/Si memristors

Can Li<sup>1</sup>, Lili Han<sup>1,2,†</sup>, Hao Jiang<sup>1</sup>, Moon-Hyung Jang<sup>1</sup>, Peng Lin<sup>1</sup>, Qing Wu<sup>3</sup>, Mark Barnell<sup>3</sup>, J. Joshua Yang<sup>1</sup>, Huolin L. Xin<sup>2</sup> & Qiangfei Xia<sup>1</sup>

Memristors are promising building blocks for the next-generation memory and neuromorphic computing systems. Most memristors use materials that are incompatible with the silicon dominant complementary metal-oxide-semiconductor technology, and require external selectors in order for large memristor arrays to function properly. Here we demonstrate a fully foundry-compatible, all-silicon-based and self-rectifying memristor that negates the need for external selectors in large arrays. With a p-Si/SiO<sub>2</sub>/n-Si structure, our memristor exhibits repeatable unipolar resistance switching behaviour (10<sup>5</sup> rectifying ratio, 10<sup>4</sup> ON/OFF) and excellent retention at 300 °C. We further build three-dimensional crossbar arrays (up to five layers of 100 nm memristors) using fluid-supported silicon membranes, and experimentally confirm the successful suppression of both intra- and inter-layer sneak path currents through the built-in diodes. The current work opens up opportunities for low-cost mass production of three-dimensional memristor arrays on large silicon and flexible substrates without increasing circuit complexity.

<sup>1</sup>Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, Massachusetts 01003, USA. <sup>2</sup>Center for Functional Nanomaterials, Brookhaven National Laboratory, Upton, New York 11973, USA. <sup>3</sup>Air Force Research Laboratory, Information Directorate, Rome, New York 13441, USA. † Present address: Center for Electron Microscopy, TUT-FEI Joint Laboratory, Institute for New Energy Materials & Low-Carbon Technologies, School of Materials Science and Engineering, Tianjin University of Technology, Tianjin 300384, China. Correspondence and requests for materials should be addressed to Q.X. (email: qxia@umass.edu).

Memristors are two-terminal devices that exhibit voltage and/or current actuated resistance switching behaviour with a signature of pinched hysteretic current–voltage (IV) loops<sup>1–3</sup>. With proved advantages in scalability<sup>4</sup>, switching speed<sup>5</sup>, power consumption<sup>6</sup>, endurance<sup>7</sup> and three-dimensional (3D) stackability<sup>8–10</sup>, these devices have been proposed and demonstrated for applications such as non-volatile memory<sup>9,11</sup>, reconfigurable logic<sup>8</sup>, neuromorphic computing<sup>12,13</sup> and radiofrequency switches<sup>14</sup>. A memristor is usually composed of two metallic electrodes that sandwich a layer of switchable material, among which transition metal oxides and perovskites have been the most popular choices to date<sup>15</sup>. Unfortunately, these materials and associated fabrication processes are costly and not fully compatible with the complementary metal-oxide-semiconductor (CMOS) platform. On the other hand, resistance switching phenomena in silicon oxide have been observed since 1960s and attracted revived interest recently because of their CMOS compatibility<sup>15–22</sup>. However, the device performance needs further optimization and the switching mechanism is still under intensive debate<sup>16,17</sup>, and devices and arrays made of all-silicon-based materials are yet to be demonstrated, let alone 3D stacking of the crossbar arrays.

Building high density, massively parallel memristor crossbar arrays is critical for most of the aforementioned applications. One of the prominent challenges to access an individual device in such an array is to solve the sneak path problem that leads to operational failure and high power consumption<sup>3</sup>. To address this issue, selector devices such as rectifying diodes<sup>18</sup>, nonlinear bidirectional selector<sup>19–22</sup> and complementary resistive switches<sup>23,24</sup> have been proposed and demonstrated to suppress the sneak path current through the unselected devices. Silicon-based selector devices<sup>25–27</sup>, such as diodes and transistors, provide promising solutions because of materials compatibility and process maturity. To fabricate these selector devices, epitaxy growth of Si diodes<sup>28–30</sup>, chemical vapour deposition of polysilicon diodes<sup>26</sup> and amorphous silicon diodes have been employed. However, they rely on high temperatures for silicon crystallization and dopant activation, and hence are not necessarily compatible with back-end-of-line (BEOL) processes, especially for wearable electronics on flexible substrates that typical do not sustain elevated temperatures. On the other hand, Si membrane transfer technology based on transfer printing<sup>31,32</sup>, fluid-supported transfer<sup>33,34</sup> has been proposed to build logic circuits on flexible substrate or photonic crystals, which showed great potential to overcome the difficulties in building 3D stackable and BEOL compatible Si-based selectors.


In this paper, we report an all-silicon-based memristor with a built-in rectifying selector that is fully compatible with CMOS platform. The device employs p- and n-type doped single crystalline silicon transferred from fluid-supported membranes as top and bottom electrodes and a thin layer of chemically produced silicon oxide as the switching layer<sup>31</sup>. The device exhibits repeatable self-rectifying resistive switching with high rectifying ratio ( $10^5$ ), high ON/OFF conductance ratio ( $10^4$ ) and long data retention at elevated temperature ( $>2 \times 10^5$  s at 300 °C). We attribute the switching behaviour to the formation and rupture of a silicon-rich conductive filament inside the oxide, as suggested by current–voltage (IV) curve analysis and transmission electron microscopy (TEM) studies. The self-rectifying effect is due to the different doping types in the silicon electrodes that forms a self-assembled diode within each junction. We further construct 3D crossbar arrays of Si/SiO<sub>2</sub>/Si memristors (up to five layers of 100 nm × 100 nm memristor array) and demonstrate that the built-in selectors effectively alleviate both intra- and inter-layer sneak path problem. The all-silicon-based materials and room-temperature fabrication process

are fully compatible with CMOS technology, opening up opportunities for low-cost volume production of large arrays of memristor devices and hybrid memristor/CMOS circuits on a variety of substrates.

## Results

**Device fabrication and electrical characterization.** To fabricate the cross-point device, a p-type doped (dopant concentration  $N_A \sim 10^{20} \text{ cm}^{-3}$ ) single crystalline silicon membrane was released from a silicon on insulator (SOI) wafer in deionized water at room temperature. The floating membrane was then collected by another wafer (n-type doped,  $N_D \sim 10^{19} \text{ cm}^{-3}$ ) with patterned silicon bottom electrodes that was covered with chemically produced silicon oxide, followed by the patterning and etching of the membrane into top wire electrodes. The silicon membrane releasing process was of high yield (Fig. 1a) and led to large area (chip scale) single crystalline silicon membranes. The fabrication process is described in more detail in Methods, Supplementary Figs 1 and 2 and Supplementary Note 1. The cross-point device has a junction area of  $5 \mu\text{m} \times 5 \mu\text{m}$  (Fig. 1b), with a 5-nm-thick silicon oxide sandwiched between a 70-nm-thick p-type (100) silicon and n-type (111) silicon wires (Fig. 1c).


The device exhibited repeatable unipolar switching after initiating the first SET process by applying a +8 V voltage on the p-Si top electrode with  $10^{-5}$  A compliance current (Fig. 1d). This unipolar switching characteristic is consistent with our previous results on devices with 1 nm silicon oxide as switching layer and Pt as top electrode<sup>35</sup>. A typical turn on voltage ( $V_{\text{SET}}$ ) was 7.5 V and a turn off voltage ( $V_{\text{RESET}}$ ) was 4.5 V. The programming voltage, especially the  $V_{\text{RESET}}$  included a large portion of voltage that was dropped on the silicon electrodes, and the actual voltage across the junction during RESET was estimated to be only 2 V. This voltage could be further reduced by using a thicker electrode and/or a thinner oxide layer. It is noteworthy that the device is considered forming-free as the first SET voltage was almost the same as the subsequent SET voltages. More interestingly, the device showed self-rectifying characteristic (Fig. 1d), that is, the reverse current under negative voltage (on the p-Si top electrode) was significantly suppressed as compared with the forward current. The rectifying ratio and the ON/OFF conductance ratio are  $10^5$  and  $10^4$  (both read at 2 V), respectively (Fig. 1e). The self-rectifying behaviour provides an alternative and effective approach to solve the sneak path problem without introducing external selectors, and hence enables large size crossbar arrays as confirmed by both simulation and experimental measurement of single-layer and multiple-layer crossbar arrays in the following sections. The switching behaviour was repeatable after 100 cycles (Fig. 1f) and the retention time of the device was measured at 300 °C up to  $2 \times 10^5$  seconds without any noticeable degradation (Fig. 1g). The device can also be programmed with electrical pulses (see Supplementary Fig. 3 and Supplementary Note 2). The typical transient resistance switching behaviour is shown in Fig. 1h for SET process (7.6  $\mu\text{s}$  at 10 V) and Fig. 1i for RESET process (490  $\mu\text{s}$  at 7 V). During the SET process, an external resistor was connected in series to limit the current and protect the device from hard breakdown, and the pulse amplitude was limited to 10 V by our equipment. The switch speed is heavily dependent on the pulse amplitude (exponential relationship between switching speed and pulse amplitude is expected<sup>36</sup>), and faster switching could be achieved by applying pulses with higher amplitudes. The relative slow switching speed and the exceptional retention performance at high temperature suggest a stable chemical composition in both states, and would be desired for applications under extreme conditions.




**Figure 1 | Images and electrical behaviour of p-Si/SiO<sub>2</sub>/n-Si memristors.** (a) Top view of a 11 × 8 array of single cross-point devices with high fabrication yield. Scale bar, 100 μm. (b) Zoom-in image of one 5 μm × 5 μm cross-point device. Scale bar, 50 μm. (c) Cross-sectional TEM image for the vertical stack of the Si/SiO<sub>2</sub>/Si device, showing single crystalline structure for the top and bottom electrodes and the 5 nm amorphous SiO<sub>2</sub> switching layer. Scale bar, 2 nm. (d) Typical unipolar resistive switching curves. The bias was applied on the p-Si top electrode while the n-Si bottom electrode was grounded. The RESET voltage was about 4.5 V while SET voltage was about 7.5 V (voltage drop on wires included). The reverse current was suppressed regardless of its state. The turquoise curve is the first SET with almost the same voltage as the following ones, indicating the formatting-free nature of the device. (e) The ON/OFF conductance ratio and rectifying ratio as a function of the bias voltage. The ON/OFF ratio was more than 10<sup>4</sup> and rectifying ratio almost 10<sup>5</sup> when bias voltage was larger than +1.5 V. (f) DC switching of 100 consecutive cycles. The current was read at +3 V. (g) Retention performance tested at 300 °C. The device maintained both states for more than 2 × 10<sup>5</sup> s. (h,i) The transient resistive switching under electric pulses, which shows the current switching speed for h. SET and i. RESET process. The magenta curves are the applied voltage pulse and blue curves the current. The SET speed is 7.6 μs under 10 V, while the RESET is about 490 μs under 7 V. The switching speed is still under optimization, and a tradeoff between the speed and the voltage pulse amplitude is expected.

**Switching mechanism study.** To understand the switching mechanism of the all-silicon-based memristor, we carried out temperature-dependent IV measurements, fitted the data according to the conduction models and performed TEM studies. The forward conduction in the low-resistance state (LRS) is diode-like while that in the high-resistance state (HRS) is space-charge limited conduction (SCLC). The reverse conduction in both states is based on tunnelling. The forward IV data for low forward applied voltages shown in Fig. 2a fits well with diode equation  $I \propto \exp\left(-\frac{1}{kT} \frac{(E_a - qV)}{\eta}\right)$  (where  $E_a$  is the activation energy,  $\eta$  is the diode ideal factor,  $q$  is the elementary charge,  $k$  is the Boltzmann constant and  $T$  is temperature). Since both the top and bottom electrodes are degenerate silicon, the diode-like conduction behaviour suggests that a conducting channel made of non-degenerate semiconductor is formed in between. We believe the conducting channel is made of silicon reduced from the silicon oxide layer. An energy band diagram for this proposed diode under forward bias is illustrated in Fig. 2b. In this scenario, excess electrons flow from n-type bottom electrode (BE) to p-type top electrode (TE), while holes flow in the other direction. The temperature dependence measurement in Fig. 2c shows that the current increases with temperature, which is consistent with

the diode conduction mechanism. The extracted activation energy at zero bias is  $1.28 \pm 0.09$  eV (Fig. 2d), close to the energy bandgap of silicon, which agrees with our theory that the conducting channel is made of silicon. The extracted series resistance is 560 Ω, consistent with the measured wire resistance between two contact pads on the same electrode. In the HRS, on the other hand, the IV relation was best fitted into a SCLC model (the Mott–Gurney law<sup>37</sup> described in  $I = \frac{9\varepsilon_i \mu}{8d^3} V^2$ , where  $\varepsilon_i$  is the dielectric constant,  $\mu$  is the electron mobility and  $d$  is the thickness of the dielectric), with a slope of 2.14 in the logarithmic current–voltage plot (suggesting  $I \propto V^{2.14}$ ) (Fig. 2e). The current is weakly dependent on temperature, as shown in Fig. 2f, which further confirms the SCLC conduction for HRS under a forward bias. Under a reverse bias, however, the current is dominated by tunnelling instead of diode reverse leakage current. The IV relation can be described in the Fowler–Nordheim tunnelling<sup>38</sup> equation:  $\frac{I}{V^2} \propto \exp\left(-\frac{b}{V}\right)$ , as confirmed by the current data fitting under a reverse bias (Fig. 2g) and the weak temperature dependency (Fig. 2h). To visualize the conductive filament, we made devices with a 100 nm × 300 nm active area and used a focused ion beam (FIB) to cut out the switching area after the device was set to LRS. We have searched the whole junction area



**Figure 2 | Conduction mechanism study based on IV characterization.** (a) When the device is in LRS and under a forward bias, the current increases exponentially with voltage following the diode conduction equation. (b) The band diagram in LRS under a forward bias describes a piece of non-degenerate silicon bridges between two degenerate silicon electrodes. The excess electrons flow from n-type electrode to p-type electrode while the holes flow in the other direction. (c) The forward LRS current increases with temperature under different bias voltages. (d) The activation energy extracted from c decreases with the bias voltage. The zero-biased activation energy is about 1.28 eV and the diode ideal factor is about 1.71. (e) The IV relationship when the device is in HRS and under a forward bias best fits the Mott-Gurney law (space charge limited transport). (f) The temperature-dependent measurement when a positive voltage is applied on the TE (forward biased). The HRS current slightly decreases with temperature, consistent with the SLCL theory with few traps. The LRS current follows the diode conduction equation, which increases significantly with temperature. (g) The IV relation when the device is under a reverse bias best fits the Fowler–Nordheim tunnelling equation. (h) The temperature-dependent measurement when the device is in LRS and biased under different polarity. The reverse current fluctuates around 1 nA as temperature changes from room temperature to 300 °C, while the LRS forward current increases orders of magnitude. The weak temperature dependency under a reverse bias is consistent with the Fowler–Nordheim tunnelling.




**Figure 3 | Direct observation of the silicon-rich conductive channel.** (a) HRTEM image shows a protrusion on the top electrode side, suggests possible filamentary conductive area. The silicon is reduced from silicon dioxide under highly localized electric field and crystallizes with current generated Joule heating. (b) The STEM-EELS mapping for silicon and oxide elements corresponds to box area shown in the Supplementary Fig. 4a. The magenta colour indicates silicon element while turquoise indicates the oxide. The mapping clearly shows there forms a silicon protrusion on one side of the silicon electrodes. The areas 1 and 2 are typical areas for the switching material (silicon dioxide) that far from and next to the possible conduction channel, respectively. The area 3 is a typical area on the possible conduction channel. The area 4 is a representative area for the silicon protrusion, while area 5 is the bulk silicon substrate. (c) Spatially resolved spectra of Si L<sub>2,3</sub> edge corresponding to the regions marked in b. The spectra in the channel (region 3, for example) shows significantly more Si<sup>0</sup> than that in all other regions between the two electrodes (including region 1 and 2). Scale bars, 2 nm. HRTEM, high-resolution TEM.

under the TEM, and have spotted only one protrusion made of crystallized silicon between the two electrodes in each device as shown in Fig. 3a. The same observation was made from devices in two different batches, suggesting the repeatability of the phenomenon. Figure 3b shows electron energy loss spectroscopic (EELS) mapping of the switching area (see Supplementary Fig. 4 for more details) obtained in a field-emission scanning TEM (STEM) operated at 200 keV. The EELS spectra (Fig. 3c) further reveals that noticeable amount of zero valence silicon exists in the remaining SiO<sub>x</sub> region between the silicon protrusion and the

other electrode, confirming the formation of a sub-5 nm localized Si<sup>0</sup>-rich condition channel there.

On the basis of the observation, we believe that the high electric field ( $\sim 15 \text{ MV cm}^{-1}$ ) during the SET process breaks some Si–O–Si bonds, pulls some oxygen atoms out of the silicon oxide matrix, and eventually results in the formation of the localized Si<sup>0</sup> conduction path. This conduction path, together with the two differently doped electrodes, forms the p–i–n like diode. The current flow through highly localized filament generates significant amount of heat (a current of  $10^{-6}$  A flowing through






**Figure 4 | Single-layer all-silicon crossbar array and array size evaluation.** (a) A  $64 \times 64$  p-Si/SiO<sub>2</sub>/n-Si crossbar array. The devices in the arrays have a junction area of  $5 \mu\text{m} \times 5 \mu\text{m}$ . (b) Schematic of a crossbar array in which the sneak path problem is alleviated by intrinsic diodes at each cell. The blue line is one exemplary sneak path that includes one reverse biased cell, which significantly reduces the sneak path current. (c) The simulated single device DC sweep IV (solid line) curve from the SPICE simulation matches the measurement data (triangles), validating the SPICE model. (d) The normalized readout margin is larger than 39% for a 1Mbits crossbar array if we consider wire resistance between each cell to be  $1 \Omega$ , 27% for a 64 kbits array with  $100 \Omega$ , and 10% for 30 kbits array with  $1,000 \Omega$ . Scale bar,  $100 \mu\text{m}$ .

the estimated  $100 \text{ nm}^2$  cross-section of the conduction path leads to a current density of  $1 \text{ MA cm}^{-2}$  sufficient to melt and crystallize the silicon in an epitaxy mode<sup>39</sup>. The nearly round shape of the silicon protrusion (conduction channel) is a result of minimization of interfacial free energy, in agreement with the occurrence of a melting process during SET. The RESET process, on the other hand, is related to the thermal breakdown of the conductive path, especially in the region 3 (Fig. 3b) that has a weaker signal of zero valence silicon (which indicates more defects and structural weakness). The explanation is consistent with previous studies on MOS transistor breakdown<sup>40</sup>, which suggests that under a high electric field, oxygen could be pulled out of the silicon oxide matrix, leaving behind suboxides, defects and dielectric breakdown-induced epitaxy.

**3D Si/SiO<sub>2</sub>/Si crossbar arrays.** The high rectifying ratio of our device, together with the high ON/OFF conductance ratio, enables the operation of large crossbar arrays. We first evaluated the capacity of a single-layer all-silicon device crossbar array (a fabricated  $64 \times 64$  array with high yield is shown as an example in Fig. 4a). When an individual cell in the crossbar array is accessed by applying a read/write voltage across a selected word line and bit line while all other word/bit lines are floating, current sneak paths (a possible one is illustrated with a blue line in Fig. 4b) co-exist with the selected current path (red line) through unselected devices, leading to access problems and more power consumption. For our self-rectifying unipolar device, however, the sneak path current is effectively suppressed because all the possible sneak paths inevitably include at least one reversely biased cell (diode at each junction in Fig. 4b). We built a SPICE model for the circuit simulation (described in detail in the

Supplementary Fig. 5 and Supplementary Note 3) and validated the model by comparing the simulated and experimental behaviour of a single device (Fig. 4c). As shown in Fig. 4d, the readout margin is larger than 27% for a 64 kbits array if the wire resistance between two adjacent cells is  $100 \Omega$ . The readout margin is 10% for a 30 kbits array if the wire resistance is  $1,000 \Omega$ , still meeting the generally acknowledged minimum criterion of 10% to differentiate the states<sup>27,41</sup>. Our results indicate that the self-rectifying characteristic of our device effectively suppresses the sneak path current and enables larger array operation without discrete selectors. Furthermore, the single-crystal Si wires could be made sufficiently thick to reduce the wire resistance without decreasing the cell density in the array. The readout margin could also be greatly improved by using different biasing schemes (see Supplementary Fig. 6 for details). More importantly, we experimentally confirmed that both intra- and inter-layer sneak paths in multilayer Si/SiO<sub>2</sub>/Si memristor crossbar arrays can be effectively suppressed by the built-in diodes at each junction. We fabricated two two-layer  $8 \times 8$  arrays by repeating the stacking fluid-supported silicon membranes and patterning processes (see Methods), one with a spin-on glass in between the two layers (array A, Fig. 5a,b and Supplementary Fig. 7a,b) and the other without (array B, Fig. 5d,e). Aluminium was deposited on the exposed contact pads and fan-out wires for better electrical contact with measurement probes. The two layers in array A were programmed into binary bits representing ASCII (American Standard Code for Information Interchange) code for ‘umass’ and ‘amherst’, respectively, with LRS representing logic ‘1’s and HRS for ‘0’s. Even though the remaining cells were programmed into LRS on purpose (to emulate the worst-case scenario with maximum sneak path current), the programmed information was correctly read out by applying a 2 V read voltage across the




**Figure 5 | Experimental demonstration of intra- and inter-layer sneak path blocking in stacked crossbar arrays.** (a) Schematic of the two-layer stacked memristor crossbar array where the two layers of devices are electrically isolated by SOG. The red line is the expected current path during the readout of the selected device (red), while the blue line shows one typical intra-layer sneak path being blocked by a reverse biased cell. (b) Optical image of the two-layer stacked  $8 \times 8$  memristors array with the outer contact pads connecting with the 1st layer devices while the inner pads with the second layer devices. (c) The colour map of the readout current by read a voltage of  $+2\text{ V}$  for the two layers stacked memristors crossbar array. Yellow represents higher read current and lower-resistance state while red the opposite. Before reading, the array was programmed into ASCII code representing ‘umass’ and ‘amherst’ respectively. The remaining cells were programmed into LRS to emulate the worst-case scenario with maximum sneak path current. The bits were read out correctly which proves the effective blocking of the intra-layer sneak path current by the built-in diode. (d) Schematic of the two-layer stacking with shared electrodes with adjacent layers. The reverse biased diode along the inter-layer sneak path (blue) prevents the inter-layer sneak path current, while the red line shows the expected path during the readout of selected device (red). (e) Optical image of the two-layer stacked crossbar array with shared electrodes. The connection of the contact pads was labelled in the image. (f) The experimental measurement result in a  $2 \times 2$  sub-array shows that, in the worst-case scenario, the only HRS cell in the first layer can be readout correctly although all other cells are in LRS. This result confirms the successful suppression of the inter-layer sneak path current in the array. Scale bars,  $50\ \mu\text{m}$ . SOG, spin-on glass.

selected top and bottom electrode pads, while leaving all others floating. The successful readout (Fig. 5c and Supplementary Fig. 7c) of all the HRS cells proves that the built-in diodes within the memristor cells effectively blocked the intra-layer sneak path current. For array B, only three layers of silicon electrodes with n-p-n types of doping were used to construct two crossbar layers, with the middle acting as both the top electrode of the first-layer device and the bottom electrode of the second. Because of the different doping types of the neighbouring electrodes, at least one of the built-in diodes (for example, circled cell in Fig. 5d) is reversely biased along the inter-layer sneak path and hence blocking its sneak current. We programmed a  $2 \times 2$  sub-array in array B with one device in the first layer into HRS and all seven other into LRS, to emulate a worst-case scenario. The device in

HRS was successfully read out (Fig. 5f), confirming the effective blocking of inter-layer sneak paths by the built-in diodes.

Finally, we built five layers of crossbar arrays with nanoscale Si/SiO<sub>2</sub>/Si memristors, demonstrating the potential of stacking nanodevices into 3D over large areas using the fluid-supported membrane transfer technique. Figure 6a shows a cross-sectional SEM image for a 3D stacked silicon crossbar arrays with a layer of hydrogen silsesquioxane (HSQ) in between each crossbar layer. The HSQ was used to electrically isolate different layers, and to planarize the sample before fabricating the next layer on top. With such isolation, the six layers of silicon nanowires made a total of three crossbar layers built on the same footage, greatly increasing the packing density of the devices. To further increase the packing density and to simplify the fabrication process, we



**Figure 6 | Demonstration of multiple-layer Si/SiO<sub>2</sub>/Si nanoscale crossbar arrays.** (a) The fabrication results for the 3D stacked silicon crossbar devices with isolation between different layers. The Si nanowires is 100 nm wide and 70 nm thick with a pitch of 200 nm. (b) The fabrication results for the 3D stacked silicon crossbar devices with shared electrodes with adjacent layers. The geometry of the nanowires is the same as that in a. (c) Schematic representation for 3D stacking with shared electrodes between adjacent layers. The blue curve shows one possible inter-layer sneak path and the orange one the intra-layer sneak path. The purple line shows a sneak path go through beyond one layer on top of selected layer will inevitably include at least 3 reverse biased device, which limits the sneak path current. (d) Simulated readout resistance in different states in a 64 × 64 array with different layer number considering the worst-case scenario. The readout result shows little difference when the layer number is larger than 3. Scale bars, 200 nm.

eliminated the HSQ layer and stacked the electrodes with alternating p- and n-type silicon nanowires (Fig. 6b). Mechanically, the fabrication of the 3D array was enabled by the high Young's modulus of the single crystalline silicon nanowires that prevents the 100 nm wire from bending down when arranged into a 200 nm pitch (see Supplementary Fig. 8 for a cross-sectional TEM images). Electrically, alternating of the p- and n-type silicon wires makes it possible to share a middle layer of silicon wires by two adjacent crossbar layers without inter-layer sneak paths. As such, the six layers of silicon nanowires forms five layers of crossbar devices, further enhancing the packing density. Our extensive simulation for a 64-by-64 array with all possible sneak paths (Fig. 6c shows typical ones) taken into account shows that the readout margin for 3D crossbar array with alternating p- and n-Si electrodes remain the same when the layer number is larger than 3 (Fig. 6d). Our 3D stacking results demonstrate not only the stackability of the 3D array using a simplified fabrication process, but also the feasibility of electrical operation of such multilayer arrays without introducing external selectors.

The Si/SiO<sub>2</sub>/Si memristors offer full CMOS compatibility and more importantly, repeatable self-rectifying unipolar resistive switching with a large memory window. These features enable massively parallel crossbar arrays that can be used for memory and computing applications without external selector devices. Compared with other recently reported self-rectifying devices, our p-Si/SiO<sub>2</sub>/n-Si device excels at a number of figure of merits such as ON/OFF ratio, rectification ratio and retention (Supplementary Table 1). The built-in diode at each junction eliminates the sneak paths during the write operation and hence negates the necessity of using external selector devices, bringing tremendous benefit in the circuit design and fabrication simplicity. There have been a few reports that used polysilicon to build self-rectifying devices<sup>42</sup>, but the approaches were either not 3D stackable, or involved high temperature that is

incompatible with BEOL CMOS process. On the basis of the fluid-supported single-crystalline silicon membrane transfer technique, our approach is at room temperature, fully CMOS compatible and 3D stackable. The fabrication method is applicable to other substrates such as plastics because of these advantages. The 3D arrays, without intra- and inter-layer sneak paths, offer significantly increased packing density for the devices in both memory and computing applications.

## Discussion

In summary, we have demonstrated Si/SiO<sub>2</sub>/Si memristor device and arrays that are fully CMOS compatible in both materials and fabrication procedure. We systematically studied the switching mechanism and confirmed that the switching is due to the formation and rupture of a sub-5 nm silicon-rich conduction channel inside of the oxide layer. We experimentally demonstrated that the devices can be stacked into operational 3D crossbar arrays, and the self-rectifying switching behaviour alleviates the sneak path problem without discrete selector devices. The avoidance of selectors will greatly increase the device packing density, reduce circuit complexity, and lower down the manufacturing cost. The device fabrication and integration is ready for CMOS foundry on full-wafer scale silicon wafers. We also believe that the technology is applicable to a broader variety of substrates and materials, opening up opportunities in 3D flexible and wearable electronics.

## Methods

**Device fabrication.** The n-type Phosphorous doped <111> silicon substrate ( $N_D \sim 10^{19} \text{ cm}^{-3}$ ) was used as bottom electrodes. A 150-nm-thick silicon oxide was deposited by PECVD (parameter: 2% SiH<sub>4</sub>/N<sub>2</sub>: 400 sccm, N<sub>2</sub>O: 1,420 s.c.c.m., power: 30 W, pressure: 800 mtorr) as an isolation layer and then was patterned by photolithography and reactive ion etching (RIE) to define the window to make the junction. A Piranha cleaning (three part H<sub>2</sub>SO<sub>4</sub> and one part H<sub>2</sub>O<sub>2</sub> in volume ratio) and a short dip in 1:50 HF were conducted to clean the wafer. The silicon



oxide switching layer was then produced from the N-type silicon wafer in Piranha solution for 20 min, followed by an oxygen plasma treatment ( $O_2$ ; 50 s.c.c.m., power: 40 W, pressure: 4 mtorr) for 5 min.

The top electrode was transferred from another SOI wafer (commercial Soitech smart-cut wafer with a 70-nm-thick device layer and a 140-nm-thick buried oxide (BOX) layer). The SOI wafer was doped by Boron ion implantation (dose:  $2 \times 10^{15} \text{ cm}^{-2}$ , energy: 10 keV, tilt:  $7^\circ$ ) followed by a rapid thermal processing (1,100 °C, 30 s). The resulting  $N_A$  was about  $10^{20} \text{ cm}^{-3}$ . The SOI wafer was then patterned into mesh structure (3  $\mu\text{m}$  diameter holes with 25  $\mu\text{m}$  pitch and 75 nm depth, to facilitate membrane releasing) by photolithography and RIE, cleaned with Piranha solution, and immersed into concentrated hydrofluoric acid solution (49% HF: DI water = 1:1) for 40 min. After that, the wafer was transferred into deionized (DI) water, and the silicon device layer separated from the bulk automatically and floated on the surface of DI water due to surface tension of the water. The floating silicon membrane was transferred to the N-type silicon wafer with bottom electrodes using tweezers, and dried using a nitrogen blow gun. The sample was then baked at 110 °C for 5 min, cleaned by ultrasonic in acetone, and patterned by photolithography (aligned with BE patterns) and RIE. Because the thin layer of silicon (70 nm thick for our case) is optical transparent, we were able to do the alignment with the bottom electrodes pattern originally on the substrate. Finally, Al contact pads (100 nm thick) were fabricated on the contact pads by photolithography, evaporation and lift-off.

**Electrical characterization.** A Keithley 4200SCS and an Agilent 4156B semiconductor parameter analysers were used. The measurements were performed on a probe station under ambient condition unless otherwise specified. The IV characteristic measurement of the p-Si/SiO<sub>2</sub>/n-Si was carried out by applying a bias voltage (sweep or pulse) on the top electrode (p-Si) while bottom electrode (n-Si) was grounded. For temperature dependence and retention measurements, an Agilent B1500 with a Cascade summit probe station with a heated sample stage (ambient to 300 °C, 0.1 °C accuracy) was employed.

**SPICE modelling.** The device model was described with Verilog-A. The conduction and switching model and corresponding parameters were chosen by comparing the electrical measurement data with difference models. Synopsis HSPICE was used in circuit simulation, and the netlist file was generated by self-written Python script. More details are provided in the Supplementary Note 3.

**Physical characterization.** The TEM samples were prepared with FEI Helios 600 NanoLab. We made 100 nm  $\times$  300 nm devices for TEM characterization, so that the possible conductive filament will be more likely confined within the  $\sim$ 50-nm-thick FIB cut sample. The device was SET to LRS, protected with a layer of Pt (by electron beam assisted deposition followed by ion beam assisted deposition), and cut with gallium ion beam (30 keV). The slices were then thinned to about 30 nm under 3 keV to minimize the gallium contamination. The high-resolution TEM image and spatially resolved EELS spectra were acquired in a JEOL JEM-2100 F operated at 200 keV.

**3D stacking of silicon crossbar arrays.** The bottom electrodes of the first crossbar layer were patterned on an SOI wafer of n-type doped device layer with electron beam lithography (EBL) and RIE. Cross-alignment marks were also designed and patterned on this layer. The p-type doped silicon membrane was then transferred to this wafer using the aforementioned method, which was patterned with EBL into top electrodes of the first crossbar layer, with designed cross-alignment marks aligned to those on the lower layer. The 70 nm thick silicon membrane is transparent to the 30 keV electron beam, so the alignment marks are visible under SEM. The following layer was then transferred and patterned using the same procedure except for alternating the doping type of the transferred silicon membrane. For some crossbar arrays, a  $\sim$ 340-nm-thick HSQ layer was spun on and baked at 400 °C as the isolation and planarization layer after transfer and patterning of the top electrodes in each layer. The HSQ in the alignment mark area was selectively etched away with HF in order to make the alignment visible during the following EBL process.

**Data availability.** The data that support the findings of this study are available from the corresponding author upon request.

## References

- Chua, L. O. Memristor—the missing circuit element. *IEEE Trans. Circuit Theory* **18**, 507–519 (1971).
- Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found. *Nature* **453**, 80–83 (2008).
- Yang, J. J., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. *Nat. Nanotechnol.* **8**, 13–24 (2013).
- Pi, S., Lin, P. & Xia, Q. Cross point arrays of 8 nm  $\times$  8 nm memristive devices fabricated with nanoimprint lithography. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.* **31**, 06FA02 (2013).
- Torrezan, A. C., Strachan, J. P., Medeiros-Ribeiro, G. & Williams, R. S. Sub-nanosecond switching of a tantalum oxide memristor. *Nanotechnology* **22**, 485203 (2011).
- Pickett, M. D. & Williams, R. S. Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices. *Nanotechnology* **23**, 215202 (2012).
- Lee, M. J. *et al.* A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>(5-x)</sub>/TaO<sub>(2-x)</sub> bilayer structures. *Nat. Mater.* **10**, 625–630 (2011).
- Xia, Q. *et al.* Memristor – CMOS hybrid integrated circuits for reconfigurable logic. *Nano Lett.* **9**, 3640–3645 (2009).
- Tz-yi, L. *et al.* in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)* 210–211 (San Francisco, CA, USA, 2013).
- Kügeler, C., Meier, M., Rosezin, R., Gilles, S. & Waser, R. High density 3D memory architecture based on the resistive switching effect. *Solid State Electron.* **53**, 1287–1292 (2009).
- Zahurak, J. *et al.* in *2014 IEEE International Electron Devices Meeting (IEDM)* 6.2.1–6.2.4 (San Francisco, CA, USA, 2014).
- Jo, S. H. *et al.* Nanoscale memristor device as synapse in neuromorphic systems. *Nano Lett.* **10**, 1297–1301 (2010).
- Wang, Z. *et al.* Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat. Mater.* **16**, 101 (2017).
- Pi, S., Ghadiri-Sadrabadi, M., Bardin, J. C. & Xia, Q. Nanoscale memristive radiofrequency switches. *Nat. Commun.* **6**, 7519 (2015).
- Wong, H. S. P. *et al.* Metal-Oxide RRAM. *Proc. IEEE* **100**, 1951–1970 (2012).
- Chang, Y.-F. *et al.* Intrinsic SiOx-based unipolar resistive switching memory. I. Oxide stoichiometry effects on reversible switching and program window optimization. *J. Appl. Phys.* **116**, 043708 (2014).
- Chang, Y.-F. *et al.* Intrinsic SiOx-based unipolar resistive switching memory. II. Thermal effects on charge transport and characterization of multilevel programming. *J. Appl. Phys.* **116**, 043709 (2014).
- Wang, G. *et al.* High-performance and low-power rewritable SiOx 1 kbit one diode-one resistor crossbar memory array. *Adv. Mater.* **25**, 4789–4793 (2013).
- Seok, J. Y. *et al.* A review of three-dimensional resistive switching cross-bar array memories from the integration and materials property points of view. *Adv. Funct. Mater.* **24**, 5136–5339 (2014).
- Park, J. *et al.* Improved threshold switching characteristics of multi-layer NbOx for 3-D selector application. *Microelectron. Eng.* **147**, 318–320 (2015).
- Choi, B. J. *et al.* Trilayer tunnel selectors for memristor memory cells. *Adv. Mater.* **28**, 356–362 (2016).
- Midya, R. *et al.* Anatomy of Ag/Hafnia-based selectors with 1010 nonlinearity. *Adv. Mater.* **29**, 1604457 (2017).
- Linn, E., Rosezin, R., Kugeler, C. & Waser, R. Complementary resistive switches for passive nanocrossbar memories. *Nat. Mater.* **9**, 403–406 (2010).
- Yang, Y., Sheridan, P. & Lu, W. Complementary resistive switching in tantalum oxide-based resistive memory devices. *Appl. Phys. Lett.* **100**, 203112 (2012).
- Golubović, D. S., Miranda, A. H., Akil, N., van Schaijk, R. T. F. & van Duuren, M. J. Vertical poly-Si select pn-diodes for emerging resistive non-volatile memories. *Microelectron. Eng.* **84**, 2921–2926 (2007).
- Sasago, Y. *et al.* in *2009 Symposium on VLSI Technology*, 24–25 (Honolulu, HI, USA, 2009).
- Ji, L. *et al.* Integrated one diode-one resistor architecture in nanopillar SiOx resistive switching memory by nanosphere lithography. *Nano Lett.* **14**, 813–818 (2014).
- Oh, J. H. *et al.* in *2006 International Electron Devices Meeting (IEDM)*, 1–4 (San Francisco, CA, USA, 2006).
- Zhang, C. *et al.* Design and fabrication of dual-trench epitaxial diode array for high-density phase-change memory. *IEEE Electron. Device Lett.* **32**, 1014–1016 (2011).
- Lee, K. S. *et al.* Cost-effective silicon vertical diode switch for next-generation memory devices. *IEEE Electron. Device Lett.* **33**, 242–244 (2012).
- Kim, D. H. *et al.* Epidermal electronics. *Science* **333**, 838–843 (2011).
- Yang, Y. *et al.* Arrays of silicon micro/nanostructures formed in suspended configurations for deterministic assembly using flat and roller-type stamps. *Small* **7**, 484–491 (2011).
- Ghadarghad, S., Fucetola, C. P., Cheong, L. L., Moon, E. E. & Smith, H. I. 3D nanostructures by stacking pre-patterned fluid-supported single-crystal Si membranes. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.* **29**, 06F401 (2011).
- Lu, L. *et al.* Three-dimensional photonic crystals by large-area membrane stacking. *Opt. Lett.* **37**, 4726–4728 (2012).
- Li, C., Jiang, H. & Xia, Q. Low voltage resistive switching devices based on chemically produced silicon oxide. *Appl. Phys. Lett.* **103**, 062104 (2013).
- Yu, S. & Wu, Y. Wong HSP. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. *Appl. Phys. Lett.* **98**, 103514 (2011).
- Mott, N. F. & Gurney, R. W. *Electronic Processes in Ionic Crystals* (Clarendon Press, 1948).



38. Ravindra, N. M. & Zhao, J. Fowler-Nordheim tunnelling in thin SiO<sub>2</sub> films. *Smart Mater. Struct.* **1**, 197 (1992).
39. Lombardo, S., La Magna, A., Crupi, I., Gerardi, C. & Crupi, F. Reduction of thermal damage in ultrathin gate oxides after intrinsic dielectric breakdown. *Appl. Phys. Lett.* **79**, 1522 (2001).
40. Bonifacio, C. S. & van Benthem, K. Characterization of defect evolution in ultrathin SiO<sub>2</sub> layers under applied electrical stress. *J. Appl. Phys.* **112**, 103513 (2012).
41. Chun-Li, L., Tuo-Hung, H., Mei-Chin, C. & Jiun-Jia, H. Dependence of read margin on pull-up schemes in high-density one selector-one resistor crossbar array. *IEEE Trans. Electron. Devices* **60**, 420–426 (2013).
42. Kim, K.-H., Jo, H. S., Gaba, S. & Lu, W. Nanoscale resistive memory with intrinsic diode characteristics and long endurance. *Appl. Phys. Lett.* **96**, 053106 (2010).

## Acknowledgements

This work was supported in part by the Defense Advanced Research Program Agency (DARPA) (Grant No. N66001-12-1-4217), the Air Force Office for Scientific Research (AFOSR) (Grant No. FA9550-12-1-0038), the National Science Foundation (NSF) (Grant No. ECCS-1253073) and the Air Force Research Laboratory (AFRL) (Grant No. FA8750-15-2-0044). This work was performed in part at the Center for Hierarchical Manufacturing (CHM), an NSF sponsored Nanoscale Science and Engineering Center (NSEC) at University of Massachusetts, Amherst; and in part at the Center for Nanoscale Systems (CNS), a member of the NSF National Nanotechnology Infrastructure Network (NNIN) at Harvard University (ECS-0335765). We thank Kim Kisslinger for preparing TEM samples using FIB. The nanocharacterization work used resources of the Center for Functional Nanomaterials, which is a US DOE Office of Science Facility, at Brookhaven National Laboratory under Contract No. DE-SC0012704.

## Author contributions

Q.X. conceived the idea and designed the experiments. C.L. performed device fabrication, electrical measurements, and modelling. L.H. and M.-H.J. conducted TEM

characterization and H.L.X supervised the TEM work. Q.X. and C.L. wrote the manuscript. All authors discussed the results, participated in mechanism study and commented on the manuscript.

## Additional information

**Supplementary Information** accompanies this paper at <http://www.nature.com/naturecommunications>

**Competing interests:** The authors declare no competing financial interests.

**Reprints and permission** information is available online at <http://npg.nature.com/reprintsandpermissions/>

**How to cite this article:** Li, C. *et al.* Three-dimensional crossbar arrays of self-rectifying Si/SiO<sub>2</sub>/Si memristors. *Nat. Commun.* **8**, 15666 doi: 10.1038/ncomms15666 (2017).

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>

© The Author(s) 2017