# scientific reports



# **OPEN** One-transistor static random-access memory cell array comprising single-gated feedback field-effect transistors

Sangik Choi<sup>1</sup>, Jaemin Son<sup>2</sup>, Kyoungah Cho<sup>2</sup> & Sangsig Kim<sup>1,2</sup>

In this study, we fabricated a 2 × 2 one-transistor static random-access memory (1T-SRAM) cell array comprising single-gated feedback field-effect transistors and examined their operation and memory characteristics. The individual 1T-SRAM cell had a retention time of over 900 s, nondestructive reading characteristics of 10,000 s, and an endurance of 10<sup>8</sup> cycles. The standby power of the individual 1T-SRAM cell was estimated to be 0.7 pW for holding the "0" state and 6 nW for holding the "1" state. For a selected cell in the 2 × 2 1T-SRAM cell array, nondestructive reading of the memory was conducted without any disturbance in the half-selected cells. This immunity to disturbances validated the reliability of the 1T-SRAM cell array.

Over the years, various studies have been conducted to overcome the issues posed by the size and power consumption of conventional static random-access memory (SRAM)<sup>1-4</sup>. Decreasing the number of component transistors in conventional SRAM cells has been suggested as a suitable way to combat these problems<sup>5–13</sup>. However, reduction in the operation power of SRAM cells remains a challenging issue. This is mainly because the low-power operation of SRAM cell arrays decreases the reliability of memory operation due to disturbances caused by the half selected cell<sup>14-16</sup>.

More recently, simulation studies have demonstrated that the low standby power consumption and reliability of one-transistor SRAM (1T-SRAM) cells, each of which consists of a single-gated feedback field-effect transistor (FBFET), provide a promising possibility for the future of memory devices<sup>17</sup>. Compared with metal-oxide-semiconductor field-effect transistors (MOSFETs) conventionally used in SRAM cells, FBFETs, operating with a positive feedback loop mechanism, exhibit an extremely low subthreshold swing (~0 mV/dec), high on/off current ratios, and bi-stable states<sup>18-22</sup>. Moreover, the use of 1T-SRAM cells reduces usage area on chips when compared with conventional 6T-SRAM cells constructed with MOSFETs. Hence, FBFETs are more advantageous than MOSFETs in terms of usage in SRAM cells, thus increasing performance while reducing their size. To apply our 1T-SRAM cell to computing systems, the reliability of the cell array should be confirmed. Hence, in this study, we fabricated a 2×2 1T-SRAM cell array using four FBFETs and confirmed its immunity against half-selected cell disturbances during nondestructive reading of the memory.

# Experimental section

Figure 1 shows the schematic of a  $2 \times 2$  1T-SRAM cell array consisting of four *p*-channel FBFETs with a  $p^+$ -n-p- $n^+$ structure and with each channel (gated or non-gated) being 1.5 µm in length. Herein, four p-channel FBFETs stand for four SRAM cells because only one transistor performs the function of a SRAM cell in our device structure. The 1T-SRAM cells were fabricated on an SOI wafer with 2-µm-thick buried oxide through a CMOScompatible process. First, a 340 nm silicon active layer was prepared using stepper photolithography and an anisotropic dry etching process. The *n*-well was formed by the implantation of  $P^+$  ions at a dose of  $3 \times 10^{13}$  cm<sup>-2</sup> with an ion energy of 60 keV, annealed at 1100 °C for 30 min. The p-type channel region was formed by the implantation of BF<sub>2</sub><sup>+</sup> ions at a dose of  $6 \times 10^{13}$  cm<sup>-2</sup> with an ion energy of 40 keV. For the formation of the  $n^+$ source and  $p^+$  drain regions, P<sup>+</sup> and BF<sub>2</sub><sup>+</sup> ions were implanted at a dose of  $3 \times 10^{15}$  cm<sup>-2</sup> using a masked ion implantation method at ion energies of 100 keV and 30 keV, respectively. A 22-nm-thick SiO<sub>2</sub> gate dielectric was thermally grown at 850 °C for 300 min, before a 400-nm-thick poly-Si gate was formed using low-pressure

<sup>1</sup>Department of Semiconductor Systems Engineering, Korea University, 145 Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea. <sup>2</sup>Department of Electrical Engineering, Korea University, 145 Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea. <sup>⊠</sup>email: sangsig@korea.ac.kr



Figure 1. Schematics of a 2×2 array of 1T-SRAM cells and a *p*-channel FBFET.

chemical vapor deposition, photolithography, and a dry etching process. Finally, a Ti/TiN/Al/TiN metal alloy was deposited for the bit line (BL), word line (WL), and source line (SL) contacts. The 2×2 1T-SRAM cell array was completed with shared BLs horizontally and shared WLs and SLs vertically.

The electrical characteristics were measured at room temperature using a semiconductor parameter analyzer (HP4155C, Agilent), a Tektronix AFG 31,000 arbitrary function generator, a Tektronix MDO3054 mixed-domain oscilloscope, and a Keithley 2636 B sourcemeter SMU instrument. The limits of the retention and endurance measurement were 900 s and 10<sup>8</sup> cycles, respectively.

### **Results and discussion**

The optical images in Fig. 2a show our  $2 \times 2$  1T-SRAM cell array consisting of four cells (i.e.,  $C_{00}$ ,  $C_{01}$ ,  $C_{10}$ , and  $C_{11}$ ), where  $C_{00}$  shares BL <0> and WL <0> with  $C_{01}$  and  $C_{10}$ , while  $C_{11}$  shares WL <1> and BL <1> with  $C_{01}$  and  $C_{10}$ . The transfer function in Fig. 2b shows the bistable states for an individual 1T-SRAM cell. The abrupt increase in  $|I_{SL}|$  when  $V_{WL}$  reached – 0.91 V in the transfer function indicates the latch-up phenomenon, which induces a positive feedback loop. Herein, negative  $V_{WL}$  and positive  $V_{BL}$  are responsible for barrier-height modulation. Carrier accumulation in the potential wells of the conduction and valence bands in the channels of the FBFET determine the current state. Our 1T-SRAM cell uses holes as the majority charge carriers for the positive feedback loop. The "0" and "1" states are described by the absence and presence of excess charge carriers in the potential



**Figure 2.** (a) Optical image of a 2×2 1T-SRAM cell array and a *p*-channel FBFET. (b) Transfer function of a selected 1T-SRAM cell at  $V_{BL}$  = 1.0 V. Output curves of the 1T-SRAM cell at (c)  $V_{WL}$  = -1.1 V and (d)  $V_{WL}$  = 0.0 V.

wells, respectively. For the write "1" (W1) operation,  $V_{WL}$  was selected to be – 1.1 V, which is below the latch-up voltage of – 0.91 V. The read "1" and "0" (R1, R0) operations were carried out at  $V_{WL} = 0.0$  V, and R0 and R1 states are triggered before and after the W1 operation. The hysteresis characteristics of the output functions for each individual 1T-SRAM cell are shown in Fig. 2c,d. These curves are used to determine the remaining operations.  $V_{BL}$  was increased in a forward sweep from 0 to 3 V,  $|I_{SL}|$  abruptly increased at two points, at a  $V_{BL}$  of 0.81 V for  $V_{WL} = -1.1$  V and at a  $V_{BL}$  of 1.85 V for  $V_{WL} = 0$  V. However, during the reverse sweep,  $|I_{SL}|$  fell abruptly at a  $V_{BL}$  of 0.68 V, which indicates the latch-down phenomenon. For the operations of the 1T-SRAM cell,  $V_{BL}$  was selected to be 0.2 V for the write "0" (W0) operation and 0.68 V for the hold "1" and "0" (H1, H0) operations.

A timing diagram for a sequence of the write, hold, and read operations of the 1T-SRAM cell is shown in Fig. 3. Here, the W1, W0, H1, and H0 operations were performed for 200 ns, and the R1 and R0 operations were performed for 400 ns. The operating conditions are presented in Table 1. A delay time of 140 ns in  $|I_{SL}|$  was inherent in the measurement system; nevertheless, our 1T-SRAM cell worked without any malfunction. The cycle starts after the H1 operation, and during the R1 operation,  $|I_{SL}|$  was 300 µA, indicating the "1" state. Next, the W0 operation was performed at a  $V_{BL}$  of 0.2 V and at a  $V_{WL}$  of -1.1 V, at which point  $|I_{SL}|$  became  $\sim 1$  pA. The decreases in  $V_{BL}$  and negative  $V_{WL}$  are responsible for breaking the positive feedback loop. After the H0 operation, the R0 operation  $|I_{SL}|$  was kept at  $\sim 1$  pA, indicating the "0" state. Although  $V_{BL}$  and  $V_{WL}$  are the same for the R0 and R1 operations, there is a differing  $|I_{SL}|$  value, which is determined by the previous W0 or W1  $|I_{SL}|$  values, respectively.  $|I_{SL}|$  was  $\sim 1$  pA for the H0 operation and  $\sim 9$  nA for the H1 operation. The magnitude of  $|I_{SL}|$  was used to calculate the standby power consumption. The standby power consumption was 0.7 pW for the "0" state and 6 nW for the "1" state. In this regard, the standby power consumption of our 1T-SRAM cell is superior to other SRAM cells<sup>23-26</sup>.

Figures 4 show the retention characteristics of the "1" (a) and "0" (b) states after a holding time of 900 s. During the H1 operation, there was no loss in charge carriers accumulated in the channel; consequently,  $|I_{SL}|$  in the R1 operation was 300  $\mu$ A, which is the same as that of the W1 operation. On the other hand, the absence of



**Figure 3.** Timing diagrams of 1T-SRAM cell memory operations. The pulse width of the write and hold operations was 200 ns, and the pulse width of the read operation was 400 ns.

Voltage	Write "1"	Write "0"	Read	Hold
$V_{\rm BL}$ (V)	1.0	0.2	1.0	0.68
$V_{\rm WL}$ (V)	- 1.1	- 1.1	0.0	0.0

Table 1. Operating conditions of the 1T-SRAM cell.

charge carriers in the potential well during the W0 operation produced  $|I_{SL}|$  of 1 pA during the H0 operation. This  $|I_{SL}|$  became the output signal for the R0 operation. The detection limit during experimentation was 900 s; this was mainly due to the test equipment constraints and the memory retention of the 1T-SRAM cell is much longer.

The nondestructive reading characteristics of the 1T-SRAM cell shown in Fig. 5a reveals that the "1" and "0" states were maintained for 10,000 s, with a sensing margin of 10<sup>9</sup>, when  $|I_{SL}|$  was under the read conditions of  $V_{WL} = 0$  V and  $V_{BL} = 1$  V. These excellent nondestructive reading characteristics show that the states are not destroyed during the reading operation even over an extended period and there is no degradation associated with the accumulation of charge carriers in the channel region. The endurance of the 1T-SRAM cell shown in Fig. 5b indicates the maintenance of the "0" and "1" states even after 10<sup>8</sup> cycles where one cycle consists of the program and erase operations. The  $|I_{SL}|$  magnitude in the "0" state is a few  $\mu$ A being the detection limit of our measurement system so that the sensing margin for the endurance becomes 10<sup>2</sup>. Considering these criteria, our 1T-SRAM cell can be considered a reliable memory device.

To further examine the reliability of the  $2 \times 2$  1T-SRAM cell array, memory operations were performed to monitor the half-selected cells, as shown in Fig. 6. For example, when  $C_{00}$  was selected,  $C_{01}$  and  $C_{10}$  became the row and column half-selected cells respectively, as shown in Fig. 6a. The operations of the row and column



Figure 4. Retention characteristics of (a) the "1" state and (b) the "0" state.

half-selected cells are influenced by BL and WL disturbances, respectively. Figure 6b shows the timing diagrams of the array. The W1 operation at  $C_{00}$  was carried out at a  $V_{BL<0>}$  of 1.0 V,  $V_{WL<0>}$  of -1.1 V, and an  $|I_{SL}|_{<0>}$  of 300  $\mu$ A which produces the "1" state output. When the read operation at  $C_{10}$ , which shares WL <0> with  $C_{00}$ , was performed after the hold operation,  $|I_{SL}|_{<0>}$  indicates the output signal was in the "0" state. This demonstrates that there was no disturbance in the column half-selected cell. For the read operation at  $C_{01}$ , which shares BL <0> with  $C_{00}$ ,  $|I_{SL}|_{<1>}$  indicates the output signal was in the "0" state. This demonstrates that there was no disturbance in the column half-selected cell. For the read operation at  $C_{01}$ , which shares BL <0> with  $C_{00}$ ,  $|I_{SL}|_{<1>}$  indicates the output signal was in the "0" state, implying immunity against disturbance in the half-selected cell rows. Thus, there was no disturbance in half-selected cells for both the rows and columns when  $C_{00}$  was in the "1" state. In addition, the states of the column and row half-selected cells for  $C_{00}$  in the "0" state were unchanged even after the W1 operation at  $C_{00}$ . Moreover, the immunity against disturbance in the half-selected cells in the "0" state was reaffirmed by the read operation at  $C_{10}$  after the W0 operation at  $C_{11}$  while having a shared BL <0> line. Our 1T-SRAM cell array demonstrates reliability in nondestructive readout operations. Considering that only one transistor performs the function of a SRAM cell, our SRAM cells have advantages of lower power operation and reduced size, compared to conventional SRAM cells.



**Figure 5.** For 1T-SRAM cell: (a) nondestructive reading characteristics at  $V_{WL}$  = 0.0 V and  $V_{BL}$  = 1.0 V and (b) endurance characteristics.

# Conclusions

In this study, we fabricated a  $2 \times 2$  1T-SRAM cell array and investigated its operation and memory characteristics. An individual 1T-SRAM cell consumed 0.7 pW for holding the "0" state and 6 nW for holding the "1" state. The cells had a retention time of over 900 s, nondestructive reading characteristics of 10,000 s, and an endurance of  $10^8$  cycles. Furthermore, nondestructive memory reading operations were conducted without any disturbance to the half-selected cells validating the reliability of the array. The size and power consumption of our 1T-SRAM cell array means that it can be used for computing systems that require a large amount of on-chip memory.



**Figure 6.** For 2×2 1T-SRAM cell array: (**a**) schematic diagram of the memory operations and (**b**) timing diagrams.

Received: 11 June 2021; Accepted: 19 August 2021 Published online: 09 September 2021

#### References

- 1. Song, T. *et al.* A 10 nm FinFET 128 Mb SRAM with assist adjustment system for power, performance, and area optimization. *IEEE J. Solid-State Circuits* **52**(1), 240–249 (2016).
- 2. Deepak, N. & Kumar, R. B. Certain investigations in achieving low power dissipation for SRAM cell. *Microprocessors Microsyst.* 77, 103166 (2020).

- Chang, L. et al. Stable SRAM cell design for the 32 nm node and beyond. In Digest of Technical Papers. 2005 Symposium on VLSI Technology, 128–129. https://doi.org/10.1109/.2005.1469239 (2005).
- Gupta, S., Gupta, K., Calhoun, B. H. & Pandey, N. Low-power near-threshold 10T SRAM bit cells with enhanced data-independent read port leakage for array augmentation in 32-nm CMOS. *IEEE Trans. Circuits Syst. I. Regular Papers* 66(3), 978–988 (2018).
- Gupta R., Gill S. S., & Kaur, N. A novel low leakage and high density 5T CMOS SRAM Cell in 45nm technology. In 2014 Recent Advances in Engineering and Computational Sciences (RAECS), 1–6. https://doi.org/10.1109/RAECS.2014.6799650 (2014).
- 6. Akashe, S. & Sharma, S. High density and low leakage current based SRAM cell using 45 nm technology. Int. J. Electron. 100(4), 536-552 (2013).
- Mishra, J. K., Misra, P. K. & Goswami, M. A low power 7T SRAM cell using supply feedback technique at 28nm CMOS technology. In 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), 597–602. https://doi.org/10.1109/ SPIN48934.2020.9071308 (2020).
- Pasandi, G. & Fakhraie, S. M. An 8T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs. IEEE Trans. Electron Devices 61(7), 2357–2363 (2014).
- Jung, S. O. et al. Power-gated 9T SRAM cell for low-energy operation. IEEE Trans. Very Large Scale Integr. Syst. 25(3), 1183–1187 (2016).
- 10. Singh, A. K., Seong, M. M. & Prabhu, C. M. R. A data aware 9T static random access memory cell for low power consumption and improved stability. *Int. J. Circuit Theory Appl.* **42**(9), 956–966 (2014).
- 11. Lo, C. H. & Huang, S. Y. PPN based 10T SRAM cell for low-leakage and resilient subthreshold operation. *IEEE J. Solid-State Circuits* 46(3), 695–704 (2011).
- Han, J. W. et al. A novel bi-stable 1-transistor SRAM for high density embedded applications. In 2015 IEEE International Electron Devices Meeting (IEDM), 26.27.21–26.27.24. https://doi.org/10.1109/IEDM.2015.7409776 (2015).
- Widjaja, Y. et al. A bi-stable 1-/2-transistor SRAM in 14 nm FinFET technology for high density/high performance embedded applications. In 2018 IEEE International Electron Devices Meeting (IEDM), 18.16.11–18.16.14. https://doi.org/10.1109/IEDM. 2018.8614555 (2018).
- Ensan, S. S., Moaiyeri, M. H., Moghaddam, M. & Hessabi, S. A low-power single-ended SRAM in FinFET technology. AEU-Int. J. Electron Commun. 99, 361–368 (2019).
- Ahmad, S., Alam, N. & Hasan, M. Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications. AEU-Int. J. Electron Commun. 83, 366–375 (2018).
- Pal, S., Gupta, V., Ki, W. H. & Islam, A. Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications. *IET Circuits Devices Syst.* 13(5), 584–595 (2019).
- Cho, J., Lim, D., Woo, S., Cho, K. & Kim, S. Static random access memory characteristics of single-gated feedback field-effect transistors. *IEEE Trans. Electron Devices* 66(1), 413–419 (2018).
- Padilla A., Yeung, C. W., Shin, C., Hu, C. & Liu, T. J. K. Feedback FET: a novel transistor exhibiting steep switching behavior at low bias voltages. In 2008 IEEE International Electron Devices Meeting, 1–4. https://doi.org/10.1109/IEDM.2008.4796643 (2008).
- Wan, J., Cristoloveanu, S., Le Royer, C. & Zaslavsky, A. A feedback silicon-on-insulator steep switching device with gate-controlled carrier injection. Solid-State Electron. 76, 109–111 (2012).
- Kim, H., Hwang S., Kwon, D. W., Lee, J. H. & Park, B. G. Back biasing effects in a feedback steep switching device with charge spacer. In 2016 IEEE Silicon Nanoelectronics Workshop (SNW), 172–173. https://doi.org/10.1109/SNW.2016.7578037 (2016).
- Jeon, Y., Kim, M., Lim, D. & Kim, S. Steep subthreshold swing n-and p-channel operation of bendable feedback field-effect transistors with p+-i-n+ nanowires by dual-top-gate voltage modulation. *Nano Lett.* 15(8), 4905–4913 (2015).
- 22. Kim, M. et al. Steep switching characteristics of single-gated feedback field-effect transistors. Nanotechnology 28(5), 055205 (2016).
- Ahmad, S., Gupta, M. K., Alam, N. & Hasan, M. Low leakage single bitline 9 t (sb9t) static random access memory. *Microelectron. J.* 62, 1–11 (2017).
  Ahmad, S., Alam, N. & Hasan, M. Pobuet TEET SPAM call for ultra low power loT applications. *AEU Int. J. Electron C.* 80, 70–76.
- 24. Ahmad, S., Alam, N. & Hasan, M. Robust TFET SRAM cell for ultra-low power IoT applications. *AEU-Int. J. Electron C.* **89**, 70–76 (2018).
- Lin, Z. et al. Half-select disturb-free 10T tunnel FET SRAM Cell with improved noise margin and low power consumption. IEEE Trans. Circuits Syst. II Express Briefs https://doi.org/10.1109/TCSII.2021.3057678 (2021).
- 26. Wen, L., Li, Z. & Li, Y. Single-ended, robust 8T SRAM cell for low-voltage operation. *Microelectron. J.* 44(8), 718–728 (2013).

# Acknowledgements

This research was partially supported by the Ministry of Trade, Industry & Energy (MOTIE; 10067791) and the Korea Semiconductor Research Consortium (KSRC) support program for the development of future semiconductor devices. It was also supported by a National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT; 2020R1A2C3004538), the Brain Korea 21 Plus Project of 2021 through the NRF funded by the Ministry of Science, ICT & Future Planning, and the Korea University Grant.

# Author contributions

S.C., J.S. and S.K. provided conceptualization and methodology. S.C. and J.S. verified and investigated. S.C., J.S., K.C. and S.K. analyzed the results and wrote the manuscript; S.K. supervised the research. All authors edited the manuscript and have given approval to the final version of the manuscript.

# **Competing interests**

The authors declare no competing interests.

# Additional information

Correspondence and requests for materials should be addressed to S.K.

### Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2021