

# SCIENTIFIC REPORTS



OPEN

## Low-energy Resistive Random Access Memory Devices with No Need for a Compliance Current

Received: 19 January 2015

Accepted: 13 April 2015

Published: 18 May 2015


Zedong Xu<sup>1</sup>, Lina Yu<sup>1</sup>, Yong Wu<sup>1</sup>, Chang Dong<sup>1</sup>, Ning Deng<sup>2</sup>, Xiaoguang Xu<sup>1</sup>, J. Miao<sup>1</sup> & Yong Jiang<sup>1</sup>

A novel resistive random access memory device is designed with SrTiO<sub>3</sub>/La<sub>2/3</sub>Sr<sub>1/3</sub>MnO<sub>3</sub> (LSMO)/MgAl<sub>2</sub>O<sub>4</sub> (MAO)/Cu structure, in which metallic epitaxial LSMO is employed as the bottom electrode rather than traditional metal materials. In this device, the critical external compliance current is no longer necessary due to the high self-resistance of LSMO. The LSMO bottom electrode can act as a series resistor to offer a compliance current during the set process. Besides, the device also has excellent switching features which are originated in the formation of Cu filaments under external voltage. Therefore it provides the possibility of reducing power consumption and accelerating the commercialization of resistive switching devices.

The requirements for computing technologies continuously rise due to the unprecedented computing performance we ever want. The resistive switching devices with a simple metal/insulator/metal structure have been extensively studied as promising candidates for the non-volatile memory or logic applications due to their simple structure, excellent scalability, fast switching speed, high endurance, low energy consumption and cost<sup>1–4</sup>. The resistive memory cell sandwiched between two vertically aligned electrodes constitutes crossbar memory arrays in which the building blocks, referred to as bit cells, possess two or multiple stable resistance states<sup>5,6</sup>.

On the way to commercialization of the resistive switching devices, some key challenges are still needed to be solved<sup>7,8</sup>. For many devices, the resistive switching phenomenon is believed to be caused by the formation and rupture of conducting filaments<sup>1,9</sup>. For the traditional metal/insulator/metal structure, it is necessary to apply a compliance current to control the scale of filaments and a large erasing current to reset the device, which causes high energy consumption. Recently, the p<sup>++</sup> Si/a-Si/Ag devices were studied that did not require a current limit in the external circuit during programming due to an intrinsic series resistance<sup>10,11</sup>. However, the doped polycrystalline silicon as the electrodes in oxide switching devices brings unavoidable oxidation of the electrodes, which maybe affects the device performance. Conductive oxides are very small parts of the oxide family. Most of their resistivities are as low as metal and cannot be well controlled (poor freedom). In this paper, the conductive 3d transition metal oxide La<sub>2/3</sub>Sr<sub>1/3</sub>MnO<sub>3</sub> (LSMO) is employed as the bottom electrode replacing traditional metal electrodes, such as Au and Pt. For 3d complex perovskite oxides, the emergence of exotic electronic phases from intricate coupling of charge, spin, orbital and lattice degrees of freedom has been a central theme of research in modern condensed matter physics<sup>12</sup>. The perovskite manganites exhibit a remarkably rich variety of structural, magnetic, and transport properties. They have been widely used for the electrodes of ferroelectric tunnel junctions (FTJs), magnetic tunnel junctions (MTJs) and other ferroelectric or multiferroic devices<sup>13–15</sup>. These properties make them have more freedom than simpler materials and can bring more features for resistive switching, for example, magnetism<sup>16</sup>. And their resistance can be controlled in a very wide range by various ways: adjusting ionic radii, doping, magnetic field, electric field, temperature,

<sup>1</sup>State Key Laboratory for Advanced Metals and Materials, School of Materials Science and Engineering, University of Science and Technology Beijing, Beijing 100083, China. <sup>2</sup>Institute of Microelectronics, Tsinghua University, Beijing 100084, China. Correspondence and requests for materials should be addressed to X.X. (email: xgxu@ustb.edu.cn) or Y.J. (email: yjiang@ustb.edu.cn)



**Figure 1.** (a) Schematic diagram of the sample layout and measurement configuration. (b) The XRD patterns of the STO/LSMO/MAO/Cu device. (c) The  $I$ – $V$  characteristics of the STO/LSMO/Cu film. (d) The temperature dependence of the resistance for the STO/LSMO/Cu film.


pressure and photoexcitation<sup>17</sup>. The LSMO bottom electrode possesses high self-resistance and can act as a series resistor to offer a compliance current, which could simplify the structure of devices. Similarly, the reset process can be realized under low current, which reduces the energy consumption of the devices.

## Results


Under relatively small compressive or tensile strain, the LSMO thin film shows metallic behavior with slightly reduced Curie temperature, while it becomes semiconductive or insulating if a large compressive or tensile strain is applied<sup>18</sup>. The metallic epitaxial LSMO film on the STO substrate is selected as the bottom electrode in our device. MgAl<sub>2</sub>O<sub>4</sub> (MAO) is a good insulator under only 10 nm thickness that has high initial resistance and low leakage to bring huge  $R_{\text{off}}/R_{\text{on}}$  value. Therefore, MAO is a good choice for the switching layer. Fig. 1a shows a schematic diagram of the sample layout and the measurement configuration. The positive bias voltage is applied to the top Cu electrodes, and the bottom electrode LSMO is connected to ground through the Cu electrode on the LSMO layer. The structure of the film is determined by X-ray diffraction (XRD), as shown in Fig. 1b. Only (001) peaks of LSMO and the STO substrate are observed, indicating the LSMO film is epitaxially grown on STO with a pure phase. A broad halo peak is observed without any peak related to the crystalline phase of MAO, indicating the MAO layer is still amorphous even after 500 °C annealing. The conductive feature of the LSMO layer with the Cu electrodes is typical Ohmic conduction and the self-resistance is 14.4 kΩ, as shown in Fig. 1c. The resistance-temperature ( $R$ - $T$ ) curve indicates that the LSMO is a metallic conductor, as shown in Fig. 1d.

Figure 2a depicts typical bipolar resistive switching  $I$ – $V$  curves for the sample on a semilogarithmic scale (first curve), and no obvious forming process is observed, which implies that the device actually shows a forming-free BRS behavior, which is beneficial to the practical application, similar as the Ag/SiO<sub>2</sub>/ITO device<sup>19</sup>. A negative voltage sweep even up to 10 V and cannot change the resistance state of an as-fabricated device, not shown here. The device's resistance abruptly changes from a high resistance state (HRS) to a low resistance state (LRS) while a positive bias voltage increases from 0 to 0.78 V without a compliance current, named as the set process. When the voltage is subsequently increased to 4 V, the device still maintains the switching characteristics without any damage. When a negative bias voltage of -0.38 V is applied, the resistance turns back to HRS, called the reset process. The reset current is 6.59 μA, and the power obtained is about 2.5 μW which is pretty low. A near 10<sup>4</sup> memory window is produced in this device.

Successive 100 switching cycles are carried out on the device, and the statistical analysis is made to get further information about the switching stability, as shown in Fig. 2b–d. The memory device exhibits excellent stability in term of its resistive switching behavior. The distribution of both set voltage ( $V_{\text{Set}}$




**Figure 2.** (a) The I–V characteristics of the resistive switching for the STO/LSMO/MAO/Cu device. (b), (c) and (d) show the cumulative probability of the set and reset voltages, the resistance for both HRS and LRS under a read bias of 0.5 V and the reset power, respectively.



**Figure 3.** (a) The fitting results of the HRS and LRS for the I–V curves in positive voltage region for the STO/LSMO/MAO/Cu device. (b) The conductive behavior of the device's LRS and the LSMO bottom electrode in positive voltage region.

from 0.66 to 2.7 V) and reset voltage ( $V_{\text{Reset}}$  from -2.0 to -0.04 V) are narrower than those of traditional Metal/electrolyte/Cu devices<sup>20,21</sup>. Furthermore, the coefficient of variation (standard deviation/mean value) is 0.38 and 0.70 for  $V_{\text{Set}}$  and  $V_{\text{Reset}}$  obtained, respectively, which are lower than reported values<sup>22,23</sup>. For the resistance of HRS and LRS, the former exhibits a broad range of dispersions at  $V_{\text{read}} = 0.5$  V, while the later presents better uniformity. The reset power also has a broad range of dispersions which mainly concentrates on 0.1 to 10  $\mu\text{W}$  and the maximum value is 70  $\mu\text{W}$ .

To further understand the conduction and switching behaviors of the device, the I–V curve in positive voltage region is fitted for both HRS and LRS in double logarithmic coordinate, as shown in Fig. 3a. It is obvious that the I–V curve can be divided into two completely different sections (0 to 0.22 V and 0.22 V to  $V_{\text{set}}$ ) for the HRS. The current decreases with the increase of bias voltage from 0 to 0.22 V, which means the existence of a reverse built-in electric field. A reverse built-in electric field for the low voltage region almost appears in each cycle, not shown here. Then, the current increases with the increase of bias voltage from 0.22 V to  $V_{\text{set}}$  and the charge transport behavior is in good agreement with the space-charge-limited conduction (SCLC)<sup>24</sup>. For the LRS, I–V curve shows an Ohmic conduction behavior.



**Figure 4.** The I–V characteristics of the resistive switching for the Pt/LSMO/MAO/Cu device.

The completely different conduction behaviors between the LRS and HRS suggest that the filament effect rather than tunnel one dominate the switching process<sup>25</sup>. As shown in Fig. 3b, the conductive behaviors of the LRS and the LSMO bottom electrode are quite similar, which proves the electrons are injected from Cu into LSMO layer rather than sub-oxide or tunneling effect. Y. C. Yang, *et al.* demonstrated that the metal Cu could be easily oxidized, migrated and reduced in oxide electrolyte under enough large voltage for the cation-migration-based electrochemical metallization memory (ECM) devices<sup>26</sup>. From the inset of Fig. 2a, more than one distinguishable current step is observed in the I-V curve, similar to the reports from M. Liu and co-workers<sup>27,28</sup>, which reveals the successive growth of multiple Cu filaments in the LRS state. Therefore, the resistive switching is originated in the formation of Cu filaments under external bias voltage for the STO/LSMO/MAO/Cu device. Under a reverse bias voltage, the filaments could be broken by the anodic dissolution of Cu according to the reaction:  $\text{Cu} \rightarrow \text{Cu}^{2+} + 2\text{e}^-$ . For our ECM device, the built-in electric field phenomenon is observed. I. Valov, *et al.* proved that the built-in electric field originated from nanobatteries in redox-based resistive switches<sup>29</sup>. And S. Gao, *et al.* demonstrated that the HRS of Cu/P3HT:PCBM/ITO raised an obvious built-in electric field under light, which was originated from electrons and holes generated by light in both state<sup>21</sup>. So we infer that the electrons are gathered at the LSMO/MAO interface forming a negative built-in electric field with the holes in LSMO.


Furthermore, we have prepared a Pt/LSMO/MAO/Cu device. The switching characteristic is shown in Fig. 4. The Pt/LSMO/MAO/Cu device presents bipolar switching behavior, and the extra compliance current is essential to realize the reproducibility of resistance switching. The LRS is far less than the resistance of LSMO, which proves the Cu filament can grow in the MAO layer when the LSMO works as a conductive buffer layer. The two current steps are obvious. It is because the Cu filament firstly grows in the MAO layer and then the Cu is electrochemical metallized in the polycrystalline LSMO layer.

Based on the above analysis, the detailed mechanism of the filamentary resistive switching is proposed as the below four processes, as shown in Fig. 5. At the beginning, an external voltage overcomes the built-in electric field and the electrons compensate the holes in LSMO. Then, the electrons are locally trapped by Cu discrete nanoclusters (residual filaments) in the MAO layer<sup>4,26,30</sup>. Afterwards, the filaments initiated from the interface of MAO/Cu grow towards the inert electrode as discrete nanoclusters, according to the cathodic deposition reaction:  $\text{Cu}^{2+} + 2\text{e}^- \rightarrow \text{Cu}$ . Finally, the Cu filaments are dissolved by a reverse electric field and the device comes back HRS according to the reaction:  $\text{Cu} \rightarrow \text{Cu}^{2+} + 2\text{e}^-$ .

The compliance current for the ECM resistive switching devices is critical. The LSMO bottom electrode possesses high self-resistance and can act as a series resistor to offer a compliance current to control the scale of Cu filaments which determines the reset current and power. The consumption of the STO/LSMO/MAO/Cu device can be effectively reduced by the application of LSMO bottom electrode, no longer need of an extra resistor.

## Conclusion

We have studied the effect of epitaxial LSMO bottom electrode on the resistance switching of the STO/LSMO/MAO/Cu device. The resistance can be switched with no need for a compliance current because the LSMO electrode possesses high self-resistance to act as a series resistor. Furthermore, a much less reset power is achieved in the switching device with the LSMO bottom electrode. The origin of the resistance switching is demonstrated to be the formation of Cu filaments under external voltage.



**Figure 5.** Schematic diagram of the filament resistive switching: (a) the built-in field, (b) the SCLC conduction process, (c) the set process and (d) the reset process.

## Methods

A 5-nm-thick LSMO film was in situ grown by pulsed laser deposition (PLD) on a SrTiO<sub>3</sub> (STO) (001) single crystal substrate at 750 °C and 0.1 mbar partial pressure of oxygen. A KrF excimer laser ( $\lambda = 248$  nm) with a laser fluence of  $\sim 1$  J/cm<sup>2</sup> was used for ablating the high purity LSMO target (99.99%). After the growth, the sample was slowly cooled to room temperature in vacuum at a rate of 5 °C/min. A 10-nm-thick MgAl<sub>2</sub>O<sub>4</sub> (MAO) memory layer was deposited on the LSMO bottom electrode by rf-magnetron sputtering at room temperature with the power of 60 W. Then, the thin film was annealed under O<sub>2</sub> atmosphere for 10 minutes at 500 °C to reduce oxygen vacancies and induce the crystallization of MAO. A 200-nm-thick Cu top electrode was then deposited on the oxide heterostructure by dc-magnetron sputtering at room temperature with a shadow mask (the diameter = 200  $\mu$ m). The R-T curve of STO/LSMO/Cu was measured by a Quantum Design Physical Properties Measurement System (PPMS). The switching characteristics were investigated using a Keithley 4200 semiconductor characterization system.

## References

- Waser, R. & Aono, M. Nanoionics-based resistive switching memories. *Nat. Mater.* **6**, 833–840 (2007).
- Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found. *Nature* **453**, 80–83 (2008).
- Reozin, R., Linn, E., Kügeler, C., Bruchhaus, R. & Waser, R. Crossbar logic using bipolar and complementary resistive switches. *IEEE Electron Device Lett.* **32**, 710–712 (2011).
- Pan, F., Gao, S., Chen, C., Song, C. & Zeng, F. Recent progress in resistive random access memories: Materials, switching mechanisms, and performance. *Mater. Sci. Eng. R.* **83**, 1–59, (2014).
- Heath, J. R., Kuekes, P. J., Snider, G. S. & Williams, R. S. A defect-tolerant computer architecture: Opportunities for nanotechnology. *Science* **280**, 1716–172 (1998).
- Ziegler, M. M. & Stan, M. R. CMOS/nano co-design for crossbar-based molecular electronic systems *IEEE Trans. Nanotechnol.* **2**, 217–230 (2003).
- Waser, R., Dittmann, R., Staikov, G. & Szot, K. Redox-based resistive switching memories—nanoionic mechanisms, prospects, and challenges. *Adv. Mater.* **21**, 2632–2663 (2009).
- Yang, J. J., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. *Nat. Nanotechnol.* **8**, 13–24 (2013).
- Kwon, D.-H. *et al.* Atomic structure of conducting nanofilaments in TiO<sub>2</sub> resistive switching memory. *Nat. Nanotechnol.* **5**, 148–153 (2010).
- Jo, S. H., Kim, K.-H. & Lu, W. Programmable resistance switching in nanoscale two-terminal devices. *Nano Lett.* **9**, 496–500 (2008).
- Jo, S. H. & Lu, W. CMOS compatible nanoscale nonvolatile resistance switching memory. *Nano Lett.* **8**, 392–397 (2008).
- Dagotto, E. Complexity in strongly correlated electronic systems. *Science* **8**, 257–262 (2005).
- Garcia, V. & Bibes, M. Ferroelectric tunnel junctions for information storage and processing. *Nat. Commun.* **5**, 4289 (2014).
- Xu, R. *et al.* Ferroelectric polarization reversal via successive ferroelastic transitions. *Nat. Mater.* **14**, 79–86 (2015).

15. Martin, L.W., Chu, Y. H. & Ramesh, R. Advances in the growth and characterization of magnetic, ferroelectric, and multiferroic oxide thin films. *Mater. Sci. Eng. R.* **68**, 89–133 (2010).
16. Thakare, V. *et al.* High sensitivity low field magnetically gated resistive switching in  $\text{CoFe}_2\text{O}_4/\text{La}_{0.66}\text{Sr}_{0.34}\text{MnO}_3$  heterostructure. *Appl. Phys. Lett.* **100**, 172142 (2012).
17. Fang, Z., Solov'yev, I. V. & Terakura, K. Phase diagram of tetragonal manganites. *Phys. Rev. Lett.* **84**, 3169–3172 (2000).
18. Wang, B. M. *et al.* Oxygen-driven anisotropic transport in ultra-thin manganite films. *Nat. Commun.* **4**, 2778 (2013).
19. Gao, S. *et al.* Resistive switching and conductance quantization in  $\text{Ag}/\text{SiO}_2/\text{indium tin oxide}$  resistive memories. *Appl. Phys. Lett.* **105**, 063504 (2014).
20. Yang, Y. C., Pan, F., Liu, Q., Liu, M. & Zeng, F. Fully room-temperature-fabricated nonvolatile resistive memory for ultrafast and high-density memory application. *Nano Lett.* **9**, 1636–1643 (2009).
21. Gao, S., Song, C., Chen, C., Zeng, F. & Pan, F. Dynamic processes of resistive switching in metallic filament-based organic memory devices. *J. Phys. Chem. C* **116**, 17955–17959 (2012).
22. Long, S. B. *et al.* Cycle-to-cycle intrinsic RESET statistics in  $\text{HfO}_2$ -based unipolar RRAM devices. *IEEE Electron Device Lett.* **34**, 623–625 (2010).
23. Long, S. B. *et al.* A model for the set statistics of RRAM inspired in the percolation model of oxide breakdown” *IEEE Electron Device Lett.* **34**, 623–625 (2010).
24. Zuo, Q. Y. *et al.*  $\text{ZrO}_2$ -based memory cell with a self-rectifying effect for crossbar WORM memory application. *IEEE Electron Device Lett.* **31**, 344–346 (2010).
25. Pantel, D., Goetze, S., Hesse, D. & Alexe, M. Room-temperature ferroelectric resistive switching in ultrathin  $\text{Pb}(\text{Zr}_{0.2}\text{Ti}_{0.8})\text{O}_3$  films. *ACS nano* **5**, 6032–6038 (2011).
26. Yang, Y. C. *et al.* Electrochemical dynamics of nanoscale metallic inclusions in dielectrics. *Nat. Commun.* **5**, 4232 (2014).
27. Liu, Q. *et al.* Formation of multiple conductive filaments in the  $\text{Cu}/\text{ZrO}_2:\text{Cu}/\text{Pt}$  device. *Appl. Phys. Lett.* **95**, 023501 (2009).
28. Liu, Q. *et al.* Real-time observation on dynamic growth/dissolution of conductive filaments in oxide-electrolyte-based ReRAM. *Adv. Mater.* **24**, 1844–1849 (2012).
29. Valov, I. *et al.* Nanobatteries in redox-based resistive switches require extension of memristor theory. *Nat. Commun.* **4**, 1771 (2013).
30. Yang, Y. C. *et al.* Observation of conducting filament growth in nanoscale resistive memories. *Nat. Commun.* **3**, 732 (2012).

## Acknowledgements

This work was partially supported by the National Basic Research Program of China (Grant No. 2012CB932702), the National Science Foundation of China (Grant Nos. 51371024, 51325101, 51271020, 51471029), PCSIRT, Beijing Nova program (Grant no. 2011031), and the Fundamental Research Funds for the Central Universities (Grant no. FRF-TP-12-010B).

## Author Contributions

Z.D.X. conceived and designed the study, and carried out the sample preparation and testing. L.N.Y and C.D. assisted to process the data. Prof. X.G.X. and Prof. Y.J. planned and supervised the study. Z.D.X. wrote the paper and L.N.Y, Prof. X.G.X. and Prof. Y.J. gave out the amendments for manuscript. All authors contributed to the scientific discussions, including Y.W., J.M. and N.D.

## Additional Information

**Competing financial interests:** The authors declare no competing financial interests.

**How to cite this article:** Xu, Z. *et al.* Low-energy Resistive Random Access Memory Devices with No Need for a Compliance Current. *Sci. Rep.* **5**, 10409; doi: 10.1038/srep10409 (2015).



This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>