

# SCIENTIFIC REPORTS



OPEN

## Towards manufacturing high uniformity polysilicon circuits through TFT contact barrier engineering


Radu A. Sporea, Luke J. Wheeler, Vlad Stolojan & S. Ravi P. Silva 

The predicted 50 billion devices connected to the Internet of Things by 2020 has renewed interest in polysilicon technology for high performance new sensing and control circuits, in addition to traditional display usage. Yet, the polycrystalline nature of the material presents significant challenges when used in transistors with strongly scaled channel lengths due to non-uniformity in device performance. For these new applications to materialize as viable products, uniform electrical characteristics on large areas will be essential. Here, we report on the effect of deliberately engineered potential barrier at the source of polysilicon thin-film transistors, yielding highly-uniform on-current (<8% device-to-device, accounting for material, as well as substantial geometrical, variations). The contact-controlled architecture of these transistors significantly reduces kink effect and produces high intrinsic gain over a wide range of drain voltage (2–20V). TCAD simulations associate critical grain boundary position and the two current injection mechanisms in this type of device, showing that, for the geometry considered, the most unfavorable location is ~150 nm inside the source area. At this point, grain boundary contributes to increasing the resistance of the source pinch-off region, reducing the current injection from the bulk of the source area. Nevertheless, the effect is marginal, and the probability of a grain boundary existing at this position is low. This new understanding is instrumental in the design of new signal conversion and gain circuits for flexible and low-power sensors, without the need for complex compensation methods.

Recent advances into polysilicon thin-film transistors<sup>1–3</sup> (TFTs) are moving beyond<sup>4–12</sup> their traditional display<sup>13–16</sup> applications. These steps will contribute to realizing practical, low-power, low-cost products in emerging sectors, including: Internet-of-Things, wearable, medical, personal entertainment. For these transitions to translate into viable commercial products, achieving uniformity of electrical characteristics over a large area will be critical in ensuring high yield alongside superior electrical performance. Polysilicon circuits are prime candidates as the platform of choice for many of these applications, based on technology maturity, as well as performance resulting from high charge carrier mobility<sup>17–28</sup>. However, the polycrystalline nature of the material induces device-to-device variability due to the arbitrary number and position of grain boundaries in the transistor channel. This deleterious effect may be more pronounced when the material is purposely engineered for very high carrier mobility via large grains; the presence of a grain boundary in a transistor's active region results in a significant lowering of the effective mobility, and of drain current. Mitigating strategies for compensating the effects of random grain boundary positions include current-mode driving schemes or compensation circuitry<sup>17,29–33</sup>. These solutions increase design time, power consumption, and circuit complexity, affecting yield and application viability. Large and single grain techniques have been investigated, with advantages in current uniformity, but at the expense of integration density and fabrication complexity.

We propose and investigate a polysilicon TFT structure in which current is controlled by a intentionally-engineered potential barrier at the source, which reduces the adverse effect of a grain boundary in the active area of the device. This device, known as the source-gated transistor (SGT)<sup>3,34</sup>, has shown very low saturation voltage<sup>35–37</sup> and dramatically reduced kink effect<sup>38–43</sup> without the need of special implants or additional processing steps<sup>37,44</sup>. This device

Advanced Technology Institute, Department of Electrical and Electronic Engineering, University of Surrey, Guildford, Surrey, GU2 7XH, UK. Correspondence and requests for materials should be addressed to R.A.S. (email: [r.a.sporea@surrey.ac.uk](mailto:r.a.sporea@surrey.ac.uk))



**Figure 1.** (a) Schematic cross-section of a bottom-gate, top-contact, *n*-type, source-gated transistor. The source comprises a potential barrier. Positive  $V_G$  accumulates charge at the insulator interface. Positive  $V_D$  reverse biases the source, resulting in full depletion of the semiconductor at the edge of the source – source pinch-off. Injection occurs in two distinct Modes:  $I_1$  is the current injected in the pinch-off region and modulated by (gate) electric field;  $I_2$  is injected from the bulk of the source as a result of the potential difference across the semiconductor layer<sup>60</sup>. In simulations, a single grain boundary (dark blue) was swept laterally to study its influence on electrical characteristics. (b) Micrograph of a polysilicon source-gated transistor (SGT);  $W = 50\ \mu\text{m}$ ;  $d = 10\ \mu\text{m}$ ; (c) SEM cross-section of a polysilicon SGT;  $d = 10\ \mu\text{m}$ ; (d) Device arrays repeat six times on the substrate, and the measured devices are clustered in  $2\ \text{mm}^2$  regions in their respective repeating arrays; (e) close-up photograph of the SGT arrays fabricated on glass via photolithography.

concept has valuable characteristics for both analog<sup>45–47</sup> and digital<sup>48</sup> circuits. Schottky barrier TFTs using the same control principle have been demonstrated to provide a route to achieving similar operating advantages in many other material systems<sup>49–59</sup>.


### Source-Gated Transistor Construction and Operation

In normal operation, the Schottky-source SGT relies on injection through the reverse-biased source contact barrier to regulate current (Fig. 1a). The semiconductor pinches off at significantly lower drain voltage than in conventional TFTs, at the edge of the source electrode closest to the drain. Effects include early saturation of drain current and flat output characteristics in saturation over a wide range of drain voltages<sup>37,44,53,60</sup>. Two distinct current injection mechanisms contribute to overall drain current in this type of device. Firstly, the pinch-off region at the edge of the source allows the gate-induced electric field to reach the metal-semiconductor contact, lowering the effective source barrier height in this region, to modulate its reverse current ( $I_1$ , Fig. 1a)<sup>61</sup>. This represents Mode I of SGT operation<sup>55,60</sup>, and was the first mechanism identified when SGT devices were originally proposed.


Secondly, injection from the bulk of the source electrode is defined as Mode II ( $I_2$ , Fig. 1a). The current injected in this mode is practically ohmic in nature and dependent on the potential along the accumulation layer under the source<sup>55,60</sup>. The drain current is the sum of  $I_1$  and  $I_2$  currents, and has characteristics determined by the dominant current of the two<sup>62,63</sup>. For practical reasons, including improved saturation behaviour and lower temperature coefficient of the drain current, it is usually advantageous to design the device such that  $I_2$  dominates, requiring that the gate and source electrodes overlap (Fig. 1a), to create the necessary accumulation layer under the source. SGT-like behavior can be obtained from devices with coplanar contacts, however these devices would only achieve flat saturated characteristics by including lateral field-relief structures<sup>44</sup>.

Here, we report on polysilicon SGTs with high drain current uniformity which results from the current control mechanism. TCAD simulations permit systematic analysis of the device physics and confirm that the current does not depend on the grain boundary position, save for a precise location within the source area relative to the depletion region at the edge of the source electrode. Moreover, these results confirm the suitability of the SGT device structure as a viable element for robust circuit design in high-performance polycrystalline semiconductor technologies.

**Polysilicon source-gated transistors.** Devices were fabricated in a bottom-gate, self-aligned-drain process (Fig. 1b–e). The transfer characteristic of a representative device are shown in Fig. 2a. Measurements confirm typical SGT behavior: low saturation voltage due to source-end channel pinch-off and flat output characteristics to high  $V_D$  with negligible kink effect (Fig. 2b). The curves shown belong to a device with large negative threshold, but transistors with near-zero or positive thresholds behave similarly<sup>37,64</sup>. The vertical geometry of these devices was not optimized for low-voltage operation, and significant reduction in gate voltage can be obtained by reducing the gate insulator thickness. The subthreshold characteristic of these types of devices is largely dominated



**Figure 2.** (a) Measured transfer characteristics for an *n*-type SGT with  $W = 50 \mu\text{m}$ ;  $d = 2 \mu\text{m}$ ; source-gate overlap  $S = 8 \mu\text{m}$  for two  $V_D$  values; (b) Measured output curves for the same device. Typical low saturation voltage and low  $V_D$  dependence of drain current are observed. Threshold voltage can be tuned by bulk doping<sup>37</sup>. (c) Measured variation in drain current for nine devices as identified in Fig. 1d. Consistency is observed despite material non-uniformities, position on the substrate, and geometrical variations.  $W = 50 \mu\text{m}$ ;  $d = 2, 4, 10 \mu\text{m}$ ; source-gate overlap  $S = 4, 6, 8 \mu\text{m}$ .



**Figure 3.** (a) Simulated output curve for different horizontal locations of the grain boundary. The source electrode ends at  $x = 2 \mu\text{m}$ . Current is unaffected, save for a single area adjacent to the source depletion region (Fig. 1a).  $\phi_m = 4.47 \text{ eV}$ ;  $V_G = 15 \text{ V}$ . (b) Output conductance plot extracted from (a), showing consistency regardless of the position of the grain boundary. Intrinsic gain, and implicitly circuit behavior, remain unaffected.

by the accumulation channel and behavior is practically identical to a conventional FET. The off-state current is determined largely by the injection across the source contact, and these devices show  $I_{\text{off}} < 10^{-11} \text{ A}$  for all geometries. In Fig. 2c, the drain current at three operating points is plotted for several devices across the substrate, showing less than 8% device-to-device variation in the same area (D or F, see Fig. 1d). It is important to note that this variation takes into account local material variability, as well as large geometrical variations (source-drain gap, source-gate overlap area), which the SGT can accommodate well. We attribute the change in current between areas of the wafer to registration errors due to thermal expansion of the substrate during processing for this batch of devices. This has been documented previously (e.g. ref.<sup>37</sup>) and is largely linked with the alignment of metal field-relief structures.

**TCAD analysis and grain boundary effects.** We have performed TCAD simulations on a 2D model of the structure using Silvaco Atlas, considering a  $3 \mu\text{m}$  source-drain gap, a  $2 \mu\text{m}$  source length, and assuming the semiconductor as crystalline. We can then characterize the effect of introducing a single grain boundary in various areas of the device, according to its location relative to the transistor's functional regions. We perform the simulation with a single boundary in order to illustrate specific device behavior related to different grain boundary position. The presence of a single grain boundary in the bulk of the source ( $x < 1.5 \mu\text{m}$ ), in the channel ( $2 \mu\text{m} < x < 5 \mu\text{m}$ ), or in the drain region ( $x > 5 \mu\text{m}$ , not shown) does not affect drain current distinguishably (Fig. 3a). This is attributed to the current control mechanism, as will be discussed below. However, there is a drop in total drain current when a grain boundary is located just inside the source region ( $x = 1.84 \mu\text{m}$ ). Significantly,

the output conductance,  $g_d = dI_D/dV_D$  shows only modest variation with grain boundary position (Fig. 3b), which is linked to current magnitude (lower  $g_d$  for lower  $I_D$ ). From a circuit perspective, this is encouraging: the simultaneous small reduction in transconductance,  $g_m = dI_D/dV_G$  with drain current, causes the device's intrinsic gain,  $A_v = g_m/g_d$ , to remain approximately constant, regardless of material properties.

Below we detail the insights into device operation provided by TCAD. The results allow us to justify the critical grain boundary position, namely  $x = 1.84 \mu\text{m}$  in the structures considered, and to explain the robustness of the device's behavior for all other grain boundary locations.

First, we will consider the current injected from the bulk of the source region,  $I_2$ . Figure 4a illustrates the electron concentration at the semiconductor-insulator interface for three positions of the grain boundary. The pinch-off region at the edge of the source ( $x = 2 \mu\text{m}$ ) plays an important role in controlling the current<sup>34,37,55,57,60</sup>. Its shape is unaffected by grain boundaries within the source ( $x < 1.5 \mu\text{m}$ ) or in the channel region ( $2 \mu\text{m} < x < 3 \mu\text{m}$ ), and drain current does not change. However, a grain boundary situated just inside the source ( $x = 1.84 \mu\text{m}$  in Fig. 4a) lowers the drain current perceptibly, as seen in Fig. 3a. Its presence effectively widens the depletion region, increasing its total resistance. Current injected from the bulk of the source ( $I_2$  in Fig. 1e) traverses this region laterally at the semiconductor-insulator interface, and a larger potential drop is observed at the edge of the source (Fig. 4b, magenta arrow) when compared to any other grain boundary location. This reduces the potential in the accumulation layer underneath the source contact (e.g. at  $x = 1.6 \mu\text{m}$  in Fig. 4b). The magnitude of current  $I_2$  is dictated by the potential drop between the source electrode and the accumulation layer in the source area (SGT Operating Mode I<sup>55,60</sup>), and thus a more resistive pinch-off region, caused by the existence of the grain boundary in its vicinity, results in lower  $I_2$  current. Figure 4d shows the density of electron current injected at each point along the source. The presence of the grain boundary further lowers  $I_2$  owing to the reduced injection in that region of the semiconductor. When the grain boundary is located deep in the bulk of the source, both effects are minimized. This is due to the diminishing contribution to  $I_2$  from regions farther away from the edge of the source, resulting from potential drops in the accumulation layer. Further, a grain boundary located in the source-drain gap has no influence over potential under the source, and, as such, a grain boundary in the transistor channel does not affect drain current.

The total drain current includes contributions from the edge of the source ( $I_1$ , reverse saturation current, modulated by electric field; Mode I)<sup>60</sup>, as well as from the bulk of the source ( $I_2$ , ohmic, Mode II). If  $I_2$  dominates, the potential drop at the edge of the source attributed to widening of the depletion region would account for the lowering of drain current when a grain boundary is present just inside the source area.

Next, we analyze the influence of grain boundary position on the behavior of the  $I_1$  component of drain current by probing the means of its modulation, namely electric field in the region in which  $I_1$  originates<sup>60</sup>. Figure 4c shows the normal component of the electric field at the metal-semiconductor interface. The electric field magnitude in the pinch-off region (approx.  $x = 2 \pm 0.05 \mu\text{m}$ ) does not change significantly with grain boundary position. The modest dependence seen is related to the reduced potential drop across the depletion region when a grain boundary exists just inside the source-drain gap (Fig. 4b, blue dashed curve and blue arrow). Overall, this confirms a low dependence of  $I_1$  on grain boundary position. Moreover,  $I_1$  generally represents a comparatively small proportion of total drain current, especially in practical implementations where source-length (or source-drain overlap) is likely to be higher than  $S = 2 \mu\text{m}$  considered here.


We can conclude that the first order effect of the presence of a grain boundary is the change in  $I_2$  due to reduced potential in the accumulation layer under the source.

The device width is likely to be larger than the source-drain gap in usual applications, and as such, multiple grain boundaries are likely to be comprised in the direction ( $y$ ) perpendicular to current flow. While this study does not directly address this effect, considering the usual grain formation and the physics of the device, it is safe to assume that, to a first order, the presence of grain boundaries in the  $y$  direction will have minimal impact, and their effect is easier to average than that of those in the  $x$  direction.

The most detrimental location of the grain boundary (here  $x = 1.84 \mu\text{m}$ , equivalent to 160 nm into the source region) will vary slightly with device geometry. It is safe to assume that it will be in a position which maximally increases the total depletion width at the source. Since the depletion width is on the order of the semiconductor thickness, accounting for two-dimensional electric field distribution in this area of the device, it is plausible to assume that the critical grain boundary is within 50–200 nm from the edge of the source for practical polysilicon layer thickness. The generally-applicable conclusion, however, is that the presence of a grain boundary is only significantly detrimental if located only in a comparatively small region compared to the device dimensions in the  $x$  direction, therefore the probability of encountering a grain boundary at the critical position is low. Even in the worst-case scenario, the current reduction is modest, and likely to be tolerated by most applications.

**Barrier height dependent effects.** Finally, we investigate the role of the source barrier height in the uniformity of drain current, linking the discussion to the position of the grain boundary. Barrier height will play a role in controlling  $I_1$  and  $I_2$  in different ways:  $I_1$  is exponentially dependent on  $\varphi_B$ , as it represents the reverse saturation current of the barrier under an applied electric field;  $I_2$  only has a slight dependence on source barrier, being chiefly controlled by semiconductor layer resistance and potential drop across it<sup>55,60</sup>. Thus far, a comparatively low barrier height,  $\varphi_B$  (modelled here by the low source metal work function,  $\varphi_m = 4.47$ ), has been used on account of the high on-current, transconductance and switching speed attainable. Practical studies of effective barrier heights and their behavior under bias have been conducted elsewhere<sup>37</sup>.

Increasing the barrier height (Fig. 4e) has the effect of lowering the impact of the presence of a grain boundary in the source region. A higher barrier increases the contribution of  $I_2$  to total drain current at the expense of  $I_1$ <sup>60</sup>. Since  $I_1$  does not depend (or weakly depends) on grain boundary location, drain current is less affected in devices with higher source barriers. Concentrating on the behavior of  $I_2$ , for high source barriers, the current injected from the bulk of the source reduces, and the potential drop at the grain boundary is also reduced. This lowers the



**Figure 4.** (a) Simulated carrier concentration at the semiconductor-insulator interface. Arrows indicate the position of the grain boundary. The critical position of the grain boundary is just inside the source contact ( $x < 2\ \mu\text{m}$ ), effectively widening the pinch-off region and increasing its total resistance (magenta arrow). Other positions (black and blue arrow) do not affect the pinch-off region, and hence, drain current.  $\phi_m = 4.47\ \text{eV}$ ;  $V_G = 15\ \text{V}$ ;  $V_D = 20\ \text{V}$ . (b) Simulated potential at the semiconductor-insulator interface. A large potential drop at the source edge is observed when a grain boundary lay just inside the source region (magenta arrow). This reduces the potential developed vertically across the semiconductor in the bulk of the source, resulting in lower injection from this area, and lower total drain current, when compared to cases when the grain boundary is either side of the source edge.  $\phi_m = 4.47\ \text{eV}$ ;  $V_G = 15\ \text{V}$ ;  $V_D = 20\ \text{V}$ . (c) Simulated normal electric field at the semiconductor-insulator interface, showing a no significant change in the maximum electric field in the pinch-off region with grain boundary position. This results in constant injection levels form the Mode I injection mechanism<sup>60</sup>, regardless of the grain boundary location.  $\phi_m = 4.47\ \text{eV}$ ;  $V_G = 15\ \text{V}$ ;  $V_D = 20\ \text{V}$ . Current density in the  $Y$  direction at the source contact is plotted for (d)  $\phi_m = 4.47\ \text{eV}$  and (e)  $\phi_m = 4.57\ \text{eV}$ , illustrating the reduced injection at the grain boundary, and the lower injection from the bulk due to potential drop at the grain boundary. (f) Drain current dependence on grain boundary position and source contact work function.

variation of potential in the accumulation layer due to the presence of the grain boundary, in turn making  $I_2$  more resilient to grain boundary position. The only persistent effect at increased barrier height is the dip in injection current density at the grain boundary itself, with a modest influence on  $I_2$  magnitude. However, this latter behavior has similar contribution regardless of the grain boundary position, in contrast to the low-barrier case. We attribute this difference to the relatively low potential drop along the accumulation layer under the source when the barrier is high and current is low<sup>60</sup>.

This behavior is also synthesized in Fig. 4f, which plots the value of drain current as a proportion of that achieved in the absence of a grain boundary, versus source contact work function and grain boundary position. Low barriers lead to larger drain current variations when a grain boundary is present in the source region. For higher barriers, the drain current reduction is more consistent regardless of grain boundary position under the source. While higher barriers appear to lead to more uniform results, other effects such as operating speed, transconductance, current capability, drain field dependence, robustness against geometrical variability, etc. need to be considered, as required by the application.

## Conclusion

In summary, we have presented polysilicon thin-film transistors in which a Schottky source barrier provides the mechanism for current control by allowing full depletion of the semiconductor layer at the edge of the source (source-gated transistors - SGTs). The measured devices show minimal kink effect, low saturation voltage, and high device-to-device current uniformity.

The low dependence of current on the semiconductor's crystalline structure results from the means of current control, and was studied via TCAD. The sole position of a grain boundary which causes a notable change in drain current is just inside the source depletion region, and represents a proportionally small fraction of total device size. Thus, the probability of a grain boundary being present in the critical region is low, especially for large grain sizes (e.g.  $>1\ \mu\text{m}$ ). Moreover, the absolute worst-case scenario identified yielded a 18% lower drain current, with  $<8\%$  measured in devices with both material and geometrical differences.

These properties recommend polysilicon SGTs for high-gain, energy-efficient circuits with repeatable performance, and should provide a versatile design element at a time when polycrystalline semiconductors are receiving renewed worldwide interest.

## Methods

**Polysilicon transistor fabrication.** Self-aligned, bottom gate, staggered electrode source-gated transistors (Fig. 1) were fabricated on glass substrates via photolithography. The process, described fully in ref.<sup>37</sup>, uses a thick gate dielectric stack (200 nm SiNx and 200 nm SiO<sub>2</sub> by PECVD) which is largely responsible for the comparatively high gate voltages required<sup>37</sup>. 40 nm a-Si:H was deposited 40 nm and baked at 450 °C; BF<sub>2</sub> or P were used as threshold-tuning bulk doping. The drain ohmic region was self-aligned to the gate via back exposure and P implantation. The semiconductor layer was then crystallized with an excimer laser and islands were defined by etching. BF<sub>2</sub> or P implants were made through a SiO<sub>2</sub> window to modify the source contact energy profile, and annealed at 550 °C. Cr/Al/Ti were used to form the Schottky (source) and ohmic (drain) contacts; only the right-side drain was probed (Fig. 1b) for this study. Devices with combinations of width (W), channel length (d), and source-gate overlap (S) were made in repeating arrays (Fig. 1d).

**TCAD modelling and simulation.** Silvaco Atlas version 5.18.3.R was used for modelling and 2D simulation of a typical staggered-electrode SGT structure (Fig. 1a). To study the influence of material crystallinity, a single grain boundary (modelled as a 40 nm-long a-Si region with the default Silvaco Atlas parameters: defects nta = 1. e21 ntd = 1. e21 wta = 0.033 wtd = 0.049 nga = 4.5e15 ngd = 4.5e15 ega = 0.62 egd = 0.78 wga = 0.15 wgd = 0.15 sigtae = 1. e-17 sigtah = 1. e-15 sigtde = 1. e-15 sigtdh = 1. e-17 siggae = 2. e-16 siggah = 2. e-15 siggde = 2. e-15 siggdh = 2. e-16; material region = 2 mun = 20 mup = 1.5 nc300 = 2.5e20 nv300 = 2.5e20 eg300 = 1.9) was swept horizontally across a crystalline silicon active layer (again modelled with the default Atlas parameters) in 20 nm steps.

Other geometrical parameters included: 200 nm SiO<sub>2</sub> gate dielectric thickness, channel length  $d = 3\ \mu\text{m}$ , source-gate overlap  $S = 2\ \mu\text{m}$ . Active layer meshing was kept uniform at 10 nm vertically, and 20 nm horizontally.

The Schottky contact model was enabled for the source electrode, with surface recombination, and field-induced barrier lowering parameter  $\alpha = 4\ \text{nm}$ . The work function of the source metal was set to  $\phi_m = 4.47\ \text{eV}$ , and varied for the barrier height study.

## Data Availability

Data are available on request from the corresponding author.

## References

1. Tickle, A. C. *Thin-film transistors: a new approach to microelectronics*. (Wiley, 1969).
2. Brotherton, S. D. In *Handbook of Visual Display Technology* (eds Janglin Chen, Wayne Cranton, & Mark Fihn) 911–942 (Springer International Publishing, 2016).
3. Brotherton, S. D. *Introduction to Thin Film Transistors: Physics and Technology of TFTs*. (Springer, 2013).
4. He, J., Zhu, J., Jiang, B. & Zhao, Y. In *MicroRNA Detection and Target Identification: Methods and Protocols* (ed. Tamas Dalmay) 297–302 (Springer New York, 2017).
5. Maita, F. *et al.* Ultraflexible Tactile Piezoelectric Sensor Based on Low-Temperature Polycrystalline Silicon Thin-Film Transistor Technology. *IEEE Sensors Journal* **15**, 3819–3826, <https://doi.org/10.1109/JSEN.2015.2399531> (2015).
6. Zhang, J. *et al.* Single-grain Si thin-film transistors on flexible polyimide substrate fabricated from doctor-blade coated liquid-Si. *Applied Physics Letters* **102**, 243502, <https://doi.org/10.1063/1.4811356> (2013).
7. Trifunovic, M., Sberna, P. M., Shimoda, T. & Ishihara, R. In *2016 IEEE International Electron Devices Meeting (IEDM)*. 32.33.31–32.33.34 (2016).
8. Chen, C. *et al.* Integrating Poly-Silicon and InGaZnO Thin-Film Transistors for CMOS Inverters. *IEEE Transactions on Electron Devices* **64**, 3668–3671, <https://doi.org/10.1109/TED.2017.2731205> (2017).
9. Le Borgne, B., Salaün, A.-C. & Pichon, L. Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors. *Microelectronic Engineering* **150**, 32–38, <https://doi.org/10.1016/j.mee.2015.11.001> (2016).
10. Ouerghi, I. *et al.*
11. Noguchi, T. & Okada, T. Effective Laser Crystallizations of Si Films and the Applications on Panel. *IEICE Transactions on Electronics* **E97.C**, 401–404, <https://doi.org/10.1587/transele.E97.C.401> (2014).

12. Gao, X., Lin, L., Liu, Y. & Huang, X. LTPS TFT Process on Polyimide Substrate for Flexible AMOLED. *Journal of Display Technology* **11**, 666–669, <https://doi.org/10.1109/JDT.2015.2419656> (2015).
13. Dawson, R. M. A. *et al.* 4.2: Design of an Improved Pixel for Polysilicon Active-Matrix Organic LED Display. *SID Symposium Digest of Technical Papers* **29**, 11–14, <https://doi.org/10.1889/1.1833705> (2012).
14. Oh, K. *et al.* 67–3: Bottom-Gate ELA Poly-Si TFT for High-Resolution AMOLED Mobile Displays. *SID Symposium Digest of Technical Papers* **47**, 923–926, <https://doi.org/10.1002/sdtp.10860> (2016).
15. Mativenga, M., Geng, D. & Jang, J. 3.1: Invited Paper: Oxide Versus LTPS TFTs for Active-Matrix Displays. *SID Symposium Digest of Technical Papers* **45**, 1–4, <https://doi.org/10.1002/j.2168-0159.2014.tb00001.x> (2014).
16. Nathan, A., Chaji, G. R. & Ashtiani, S. J. Driving schemes for a-Si and LTPS AMOLED displays. *Journal of Display Technology* **1**, 267–277, <https://doi.org/10.1109/JDT.2005.858913> (2005).
17. Fan, C.-L. *et al.* A Novel LTPS-TFT Pixel Circuit to Compensate the Electronic Degradation for Active-Matrix Organic Light-Emitting Diode Displays. *International Journal of Photoenergy* **2013**, 6, <https://doi.org/10.1155/2013/839301> (2013).
18. Chen, R., Zhou, W., Zhang, M., Wong, M. & Kwok, H. S. High-Performance Polycrystalline Silicon Thin-Film Transistors Based on Metal-Induced Crystallization in an Oxidizing Atmosphere. *IEEE Electron Device Letters* **36**, 460–462, <https://doi.org/10.1109/LED.2015.2409858> (2015).
19. Park, J. H. & Joo, S. K. High Performance of Self-Aligned Transparent Polysilicon-Gate Thin-Film Transistors by NiSi<sub>2</sub> Seed-Induced Lateral Crystallization. *IEEE Electron Device Letters* **36**, 147–149, <https://doi.org/10.1109/LED.2014.2378791> (2015).
20. Chen, T. *et al.* In 2009 IEEE International Electron Devices Meeting (IEDM). 1–4 (2009).
21. Masahiro, M. *et al.* Ultrahigh-Performance Polycrystalline Silicon Thin-Film Transistors on Excimer-Laser-Processed Pseudo-Single-Crystal Films. *Japanese Journal of Applied Physics* **47**, 8707 (2008).
22. Chang, C. P. & Wu, Y. S. Improved Electrical Performance of MILC Poly-Si TFTs Using *hboxCF<sub>4</sub>* Plasma by Etching Surface of Channel. *IEEE Electron Device Letters* **30**, 130–132, <https://doi.org/10.1109/LED.2008.2010064> (2009).
23. Ji-Yong, P., Hye-Hyang, P., Ki-Yong, L. & Ho-Kyoon, C. Design of Sequential Lateral Solidification Crystallization Method for Low Temperature Poly-Si Thin Film Transistors. *Japanese Journal of Applied Physics* **43**, 1280 (2004).
24. Spinella, C., Lombardo, S. & Priolo, F. Crystal grain nucleation in amorphous silicon. *Journal of Applied Physics* **84**, 5383–5414, <https://doi.org/10.1063/1.368873> (1998).
25. Levinson, J. *et al.* Conductivity behavior in polycrystalline semiconductor thin film transistors. *Journal of Applied Physics* **53**, 1193–1202, <https://doi.org/10.1063/1.330583> (1982).
26. Tai, S., Yoshiyuki, T. & Hisashi, H. Effects of Crystallographic Orientation on Mobility, Surface State Density, and Noise in p-Type Inversion Layers on Oxidized Silicon Surfaces. *Japanese Journal of Applied Physics* **8**, 588 (1969).
27. Thi Thuy, N., Mitsuhsa, H., Tomoyuki, K., Satoshi, Y. & Shin-Ichiro, K. Formation of (100)-oriented large polycrystalline silicon thin films with multilane beam continuous-wave laser lateral crystallization. *Japanese Journal of Applied Physics* **57**, 031302 (2018).
28. Takagi, S., Toriumi, A., Iwase, M. & Tango, H. On the universality of inversion layer mobility in Si MOSFET's: Part II-effects of surface orientation. *IEEE Transactions on Electron Devices* **41**, 2363–2368, <https://doi.org/10.1109/16.337450> (1994).
29. Ho, C. H., Lu, C. & Roy, K. An Enhanced Voltage Programming Pixel Circuit for Compensating GB-Induced Variations in Poly-Si TFTs for AMOLED Displays. *Journal of Display Technology* **10**, 345–351, <https://doi.org/10.1109/JDT.2014.2301020> (2014).
30. Pappas, I., Siskos, S. & Dimitriadis, C. A. Polycrystalline Silicon TFTs Threshold Voltage Compensated Bias Current Generator for Analog Circuit Design. *Journal of Display Technology* **6**, 633–638 (2010).
31. Tam Simon, W. B. & Shimoda, T. 51.4: Invited Paper: Modelling and Design of Polysilicon Drive Circuits for OLED Displays. *SID Symposium Digest of Technical Papers* **35**, 1406–1409, <https://doi.org/10.1889/1.1825768> (2012).
32. Nam, I. & Woo, D. H. Poly-Si active matrix organic light-emitting diode pixel circuit with compensation for threshold voltage and mobility variations. *Electronics Letters* **50**, 934–935, <https://doi.org/10.1049/el.2014.0297> (2014).
33. Lu, T. C., Zan, H. W. & Ker, M. D. Temperature Coefficient of Poly-Silicon TFT and its Application on Voltage Reference Circuit With Temperature Compensation in LTPS Process. *IEEE Transactions on Electron Devices* **55**, 2583–2589, <https://doi.org/10.1109/TED.2008.2003087> (2008).
34. Shannon, J. M. & Gerstner, E. G. Source-gated thin-film transistors. *Electron Device Letters, IEEE* **24**, 405–407, <https://doi.org/10.1109/led.2003.813379> (2003).
35. Balon, F., Shannon, J. M. & Sealy, B. J. Modeling of high-current source-gated transistors in amorphous silicon. *Applied Physics Letters* **86**, 073503 (2005).
36. Xiaojun, G., Balon, F., Hatton, R. A. & Shannon, J. M. In *Flexible Electronics and Displays Conference and Exhibition, 2008*. 1–5 (2008).
37. Sporea, R. A., Trainor, M. J., Young, N. D., Shannon, J. M. & Silva, S. R. P. Intrinsic Gain in Self-Aligned Polysilicon Source-Gated Transistors. *Electron Devices, IEEE Transactions on* **57**, 2434–2439, <https://doi.org/10.1109/ted.2010.2056151> (2010).
38. Hack, M. & Lewis, A. G. Avalanche-induced effects in polysilicon thin-film transistors. *Electron Device Letters, IEEE* **12**, 203–205, <https://doi.org/10.1109/55.79556> (1991).
39. Armstrong, G. A., Brotherton, S. D. & Ayres, J. R. A comparison of the kink effect in polysilicon thin film transistors and silicon on insulator transistors. *Solid-State Electronics* **39**, 1337–1346, [https://doi.org/10.1016/0038-1101\(96\)00030-5](https://doi.org/10.1016/0038-1101(96)00030-5) (1996).
40. Valdinoci, M. *et al.* Floating body effects in polysilicon thin-film transistors. *Electron Devices, IEEE Transactions on* **44**, 2234–2241, <https://doi.org/10.1109/16.644643> (1997).
41. Valletta, A., Gaucci, P., Mariucci, L., Fortunato, G. & Brotherton, S. D. Kink effect in short-channel polycrystalline silicon thin-film transistors. *Applied Physics Letters* **85**, 3113–3115, <https://doi.org/10.1063/1.1806252> (2004).
42. Mariucci, L. *et al.* Polysilicon TFT structures for kink-effect suppression. *Electron Devices, IEEE Transactions on* **51**, 1135–1142, <https://doi.org/10.1109/ted.2004.829860> (2004).
43. Valletta, A. *et al.* Analysis of Kink Effect and Short Channel Effects in Fully Self-Aligned Gate Overlapped Lightly Doped Drain Polysilicon TFTs. *Journal of Display Technology* **9**, 764–769 (2013).
44. Sporea, R. A., Trainor, M. J., Young, N. D., Shannon, J. M. & Silva, S. R. P. Field Plate Optimization in Low-Power High-Gain Source-Gated Transistors. *Electron Devices, IEEE Transactions on* **59**, 2180–2186, <https://doi.org/10.1109/ted.2012.2198823> (2012).
45. Xiaojun, G. & Shannon, J. M. Current-Mode Logic in Organic Semiconductor Based on Source-Gated Transistors. *Electron Device Letters, IEEE* **30**, 365–367, <https://doi.org/10.1109/led.2009.2013489> (2009).
46. Sporea, R. A., Burrige, T. & Silva, S. R. P. Self-Heating Effects in Polysilicon Source Gated Transistors. *Scientific Reports* **5**, 14058, <https://doi.org/10.1038/srep14058>, <https://www.nature.com/articles/srep14058#supplementary-information> (2015).
47. Xu, X., Sporea, R. A. & Guo, X. Source-Gated Transistors for Power- and Area-Efficient AMOLED Pixel Circuits. *Journal of Display Technology* **10**, 928–933, <https://doi.org/10.1109/JDT.2013.2293181> (2014).
48. Sporea, R. A., Trainor, M. J., Young, N. D., Shannon, J. M. & Silva, S. R. P. Source-gated transistors for order-of-magnitude performance improvements in thin-film digital circuits. *Scientific Reports* **4**, 4295, <https://doi.org/10.1038/srep04295>, <https://www.nature.com/articles/srep04295#supplementary-information> (2014).
49. Lee, S. & Nathan, A. Subthreshold Schottky-barrier thin-film transistors with ultralow power and high intrinsic gain. *Science* **354**, 302 (2016).
50. Rigas, G.-P. *et al.* Spray printing of organic semiconducting single crystals. *Nature Communications* **7**, 13531, <https://doi.org/10.1038/ncomms13531>, <https://www.nature.com/articles/ncomms13531#supplementary-information> (2016).

51. Ma, A. M. *et al.* Zinc oxide thin film transistors with Schottky source barriers. *Solid-State Electronics* **76**, 104–108, <https://doi.org/10.1016/j.sse.2012.05.005> (2012).
52. Dahiya, A. S. *et al.* Single-crystalline ZnO sheet Source-Gated Transistors. *Scientific Reports* **6**, 19232, <https://doi.org/10.1038/srep19232> (2016).
53. Shannon, J. M. & Gerstner, E. G. Source-gated transistors in hydrogenated amorphous silicon. *Solid-State Electronics* **48**, 1155–1161, <https://doi.org/10.1016/j.sse.2004.02.004> (2004).
54. Opoku, C., Sporea Radu, A., Stolojan, V., Silva, S. R. P. & Shkunov, M. Source-Gated Transistors Based on Solution Processed Silicon Nanowires for Low Power Applications. *Advanced Electronic Materials* **3**, 1600256, <https://doi.org/10.1002/aelm.201600256> (2016).
55. Valletta, A., Mariucci, L., Rapisarda, M. & Fortunato, G. Principle of operation and modeling of source-gated transistors. *Journal of Applied Physics* **114**, 064501 (2013).
56. Sporea, R. A. *et al.* Heterostructure Source-Gated Transistors: Challenges in Design and Fabrication. *ECS Transactions* **75**, 61–66 (2016).
57. Rapisarda, M. *et al.* Analysis of contact effects in fully printed p-channel organic thin film transistors. *Organic Electronics* **13**, 2017–2027, <https://doi.org/10.1016/j.orgel.2012.06.003> (2012).
58. Sporea, R. A. *et al.* In *2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)*. 280–283 (2013).
59. Mariucci, L. *et al.* Current spreading effects in fully printed p-channel organic thin film transistors with Schottky source–drain contacts. *Organic Electronics* **14**, 86–93, <https://doi.org/10.1016/j.orgel.2012.10.002> (2013).
60. Shannon, J. M., Sporea, R. A., Georgakopoulos, S., Shkunov, M. & Silva, S. R. P. Low-Field Behavior of Source-Gated Transistors. *Electron Devices, IEEE Transactions on* **60**, 2444–2449, <https://doi.org/10.1109/ted.2013.2264547> (2013).
61. Sze, S. M. & Ng, K. K. *Physics of Semiconductor Devices, 3rd Edition*. Third Edition edn, 832 (Wiley and Sons, 2006).
62. Sporea, R. A., Overy, M., Shannon, J. M. & Silva, S. R. P. Temperature dependence of the current in Schottky-barrier source-gated transistors. *Journal of Applied Physics* **117**, 184502, <https://doi.org/10.1063/1.4921114> (2015).
63. Sporea, R. A. & Silva, S. R. P. In *2017 International Semiconductor Conference (CAS)*. 155–158 (2017).
64. Sporea, R. A., Shannon, J. M., Silva, S. R. P., Trainor, M. J. & Young, N. D. In *Solid-State Device Research Conference (ESSDERC)*, 2010 Proceedings of the European. 222–225 (2010).

## Acknowledgements

The authors acknowledge J.M. Shannon, N.D. Young and M.J. Trainor for their contributions to original process design and development, and device fabrication. R.A. Sporea thanks the Royal Academy of Engineering of Great Britain for support through the Research Fellowship, Grant No. 10216/110, and Prof O. Bonnaud for the advice in conducting this study. R.A. Sporea and L. Wheeler thank SATRO for the Summer Research Placement provision.

## Author Contributions

R.A.S. and S.R.P.S. conceived the original research plan and reviewed the manuscript. R.A.S. designed the experiment, performed the measurement, extracted and interpreted the data, and wrote the manuscript. L.W. performed the TCAD modelling and simulation. V.S. obtained the device cross-section SEM image.

## Additional Information

**Competing Interests:** The authors declare no competing interests.

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2018