

Article

The Effects of Annealing Temperatures on Composition and Strain in $\text{Si}_x\text{Ge}_{1-x}$ Obtained by Melting Growth of Electrodeposited Ge on Si (100)

Mastura Shafinaz Zainal Abidin ^{1,*}, Tahsin Morshed ², Hironori Chikita ³, Yuki Kinoshita ³, Shunpei Muta ³, Mohammad Anisuzzaman ³, Jong-Hyeok Park ³, Ryo Matsumura ³, Mohamad Rusop Mahmood ⁴, Taizoh Sadoh ³ and Abdul Manaf Hashim ^{2,5,*}

¹ Faculty of Electrical Engineering, Universiti Teknologi Malaysia, Johor, Skudai 81310, Malaysia

² Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia, Jalan Semarak, Kuala Lumpur 54100, Malaysia; E-Mail: mtahsin2@live.utm.my

³ Department of Electronics, Kyushu University, 744 Motoooka, Fukuoka 819-0395, Japan; E-Mails: h_chikita@nano.ed.kyushu-u.ac.jp (H.C.); y_kinoshita@nano.ed.kyushu-u.ac.jp (Y.K.); s_muta@nano.ed.kyushu-u.ac.jp (S.M.); maniuiz@gmail.com (M.A.); j_park@nano.ed.kyushu-u.ac.jp (J.-H.P.); r_matsumura@nano.ed.kyushu-u.ac.jp (R.M.); sadoh@ed.kyushu-u.ac.jp (T.S.)

⁴ Faculty of Electrical Engineering, Universiti Teknologi MARA, Selangor, Shah Alam 40450, Malaysia; E-Mail: nanouitm@gmail.com

⁵ MIMOS Berhad, Technology Park Malaysia, Kuala Lumpur 57000, Malaysia

* Authors to whom correspondence should be addressed; E-Mails: mastura@fke.utm.my (M.S.Z.A.); abd_manaf@ic.utm.my (A.M.H); Tel.: +603-2203-1389 (M.S.Z.A. & A.M.H.); Fax: +603-2203-1266 (M.S.Z.A. & A.M.H.).

Received: 8 January 2014; in revised form: 11 February 2014 / Accepted: 13 February 2014 /

Published: 24 February 2014

Abstract: The effects of annealing temperatures on composition and strain in $\text{Si}_x\text{Ge}_{1-x}$, obtained by rapid melting growth of electrodeposited Ge on Si (100) substrate were investigated. Here, a rapid melting process was performed at temperatures of 1000, 1050 and 1100 °C for 1 s. All annealed samples show single crystalline structure in (100) orientation. A significant appearance of Si-Ge vibration mode peak at $\sim 400 \text{ cm}^{-1}$ confirms the existence of Si-Ge intermixing due to out-diffusion of Si into Ge region. On a rapid melting process, Ge melts and reaches the thermal equilibrium in short time. Si at Ge/Si interface begins to dissolve once in contact with the molten Ge to produce Si-Ge intermixing. The Si fraction in Si-Ge intermixing was calculated by taking into account the

intensity ratio of Ge-Ge and Si-Ge vibration mode peaks and was found to increase with the annealing temperatures. It is found that the strain turns from tensile to compressive as the annealing temperature increases. The Si fraction dependent thermal expansion coefficient of $\text{Si}_x\text{Ge}_{1-x}$ is a possible cause to generate such strain behavior. The understanding of compositional and strain characteristics is important in Ge/Si heterostructure as these properties seem to give significant effects in device performance.

Keywords: germanium; silicon; electrochemical deposition; rapid melting

1. Introduction

Remarkable progresses in the scaling down of silicon metal-oxide-semiconductor field-effect transistor (Si-MOSFET) with the introduction of several innovations such as strained Si [1], high- k materials [2–4], and tri-gate [4–6] structure have enhanced the performance of Si ultra-large-scale integrated circuits (ULSIs). However, further down-scaling of Si-MOSFET seems to be impossible due to several severe problems like short channel effect [7], gate leakage current [7,8], *etc.* The most promising alternative solution is to replace Si with new channel materials such germanium (Ge) that possess higher carrier mobilities so that the performance of conventional complementary metal oxide semiconductor (CMOS) transistors can be enhanced [9,10]. A co-integration of Ge on Si platform should enable the realization of the so-called “More than Moore” technology [10] where this material can not only be used for the fabrication of high speed CMOS transistor but also for the fabrication of other functional devices, such as sensors [11], photodetectors [12,13], optical devices [14], solar batteries [15], display panels [16,17], *etc.* Nowadays, there is a great deal of research on the growth of Ge on Si [18–22], which seems to accelerate the realization of such technology. As a result, a co-integration of Ge on Si platform, *i.e.*, Ge/Si heterostructure, seems to offer the present ultra-large-scale-integrated circuits (ULSIs) with superb multi-functionalities [10].

The growth of Ge on Si can be performed by several techniques. In general, high vacuum methods, such as chemical vapor deposition (CVD) [20,21,23] and molecular beam epitaxy (MBE) [24–26], are used for the deposition. Whereas, low vacuum techniques, such as sputtering and thermal or electron beam evaporation, are not able to keep the surface from being contaminated during the deposition, which normally affect the subsequent crystallization process [18,19,27]. A low cost and simple technique for the deposition of Ge films by an electrochemical technique seems to offer more advantages in term of the controllability of growth parameters and quality [18,28]. In general, electrolytes play an important role in determining the quality of the electrodeposited films. It has been intensively reported that the electrodeposition of Ge on semiconductor substrate is mainly achieved in non-aqueous solvent, such as ionic liquid [29–36]. For example, Freyland *et al.* [36] reported the electrodeposition of Ge on hydrogenated (H)-Si (111) using ionic molten salt, $[\text{BMIm}]^+\text{PF}_6^-$ saturated with germanium (IV) tetrachloride, GeCl_4 or germanium (IV) bromide, GeBr_4 , at room temperature. Al-Salman *et al.* [33] demonstrated the direct electrodeposition of $\text{Si}_x\text{Ge}_{1-x}$ structure using ionic liquid. In general, the as-deposited Ge layer shows an amorphous structure. The crystallization of deposited Ge can be easily achieved by applying a so-called rapid melting

process [18,37]. By applying such high annealing temperatures, the intermixing Si-Ge was observed at Ge/Si interface [38–40]. To date, a great deal of intensive theoretical and experimental studies related to Ge/Si interface have been reported [27,39,41,42]. However, those reported Ge/Si structures were mostly grown by CVD and MBE system.

Recently, we demonstrated the electrodeposition of Ge films on Si (100) by using an electrolyte formed by a mixture of GeCl_4 and propylene glycol, $\text{C}_3\text{H}_8\text{O}_2$ and their subsequent crystallization process was successfully achieved by rapid melting process at $980\text{ }^\circ\text{C}$ for 1 s [40]. It has been observed that the Si-Ge intermixing occurred at Ge/Si, as indicated by Raman spectra and depth profile analysis. In this paper, we further report the effects of annealing temperatures on the Si-Ge intermixing of electrodeposited Ge, particularly, the studies on the composition and strain. Different composition of Ge and Si, also its strain, were established by applying different rapid melting temperature on electrodeposited Ge on Si. The understanding of Ge and Si compositional characteristics and its strain is important in Ge/Si heterostructure since these properties seem to give significant effects in device applications [43–45].

2. Experimental Section


A deposition of Ge layer on Si (100) substrate was performed by an electrochemical process. Prior to deposition, Si substrates were cleaned by standard RCA process and diluted hydrofluoric (HF) acid to remove native oxide layer. The deposition was carried out in a mixture of 5% GeCl_4 in $\text{C}_3\text{H}_8\text{O}_2$ where Si substrate was set as a cathode and Pt wire as an anode [40,46]. The process was done at room temperature with the applied current density of 20 mA/cm^2 for 30 min. Then, the samples were immersed in the deionized (DI) water after the deposition.

Subsequently, the as-deposited Ge films (thickness = 80 nm) were patterned into circular shape with diameter, ϕ of $20\text{ }\mu\text{m}$ using photolithography and wet etching. A capping layer of $\text{SiO}_2/\text{SiN}_x$ with total thickness of $2.5\text{ }\mu\text{m}$ was deposited by magnetron sputtering. The patterning of Ge into circular shape and deposition of capping layer were applied to prevent the Ge agglomeration during the annealing process [27,47]. The samples were annealed at various temperature, from 1000 to $1100\text{ }^\circ\text{C}$, for 1 s, to crystallize the Ge structure. The annealing process was carried out using a rapid thermal furnace (MILA 3000, ULVAC-RIKO Inc., Kanagawa, Japan). The temperature was ramped up in two stages. At the first stage, the temperature was ramped up from room temperature to $800\text{ }^\circ\text{C}$ in 1 min. Then, the heating was kept at $800\text{ }^\circ\text{C}$ for 1 min. It was followed by the second stage where the temperature was ramped up from $800\text{ }^\circ\text{C}$ to the set temperatures, *i.e.*, 1000 , 1050 , and $1100\text{ }^\circ\text{C}$ in 5 s. By applying such a two stage of temperature ramping procedure, the temperature overshoot can be avoided and also the difference between the setting temperature and actual temperature can be minimized. The furnace was programmed to be turned off immediately when reaching the set temperature. The system was cold down naturally in N_2 flow. The capping layer was removed prior to characterization. The schematic representation of experimental works is shown in Figure 1.

The morphology, crystal orientation, structural properties, and depth profiles of the samples were characterized using Nomarski microscopy (BX51M, Olympus Corp., Tokyo, Japan), electron backscattering diffraction (EBSD, EBSP JSM-5510LS scanning electron microscopy, JEOL Ltd., Tokyo, Japan), Raman spectroscopy (Horiba Jobin Yvon, Ar^+ laser, 514 nm wavelength, 20 mW

power, Horiba, Japan), and Auger electron spectroscopy (AES, JAMP-9500F, accelerating voltage: 10 kV, JEOL Ltd.).


Figure 1. Schematic representations of electrochemical deposition setup and rapid melting process.



3. Results and Discussion

Figure 2 shows the EBSD images of annealed Ge/Si. Based on colour coded representations, the crystallographic orientation of grown samples can be easily determined. It can be seen clearly that, random distribution colors are obtained for as-deposited samples that indicates amorphous structure. This structure was further characterized by Raman spectroscopy, where broad and low intense peak for Ge-Ge vibration mode was obtained. On the other hand, uni-color codes for all annealed samples were obtained. This shows that crystallization was achieved and the orientation of grown Ge were confirmed to be in (100) which similar to that of Si (100) orientation as indicated by a solid red color. EBSD mapping or image can also be used to roughly understand the surface morphology of the material based on the brightness of generated color. In general, the color of all images for samples grown at 1000, 1050, and 1100 °C were confirmed to be red. However, it can be seen that the images slightly turn dark red in color with the increase of temperature. This simply suggests that the roughness of the grown structure increases with the temperature.


Figure 2. SEM and EBSD images of annealed Ge/Si at different temperatures.



The typical Raman spectrum is shown in Figure 3. The highly intense peak at $\sim 300\text{ cm}^{-1}$ indicating Ge-Ge vibration mode was significantly observed for all annealed samples. This indicates that the crystallization of deposited Ge on Si was obtained by rapid melting process. In addition to that, a sub

peak at $\sim 400\text{ cm}^{-1}$ corresponds to Si-Ge vibration mode was also observed, thus, confirming the existence of Si-Ge intermixing at the Ge/Si interface. On rapid melting process, Ge melts and reaches the thermal equilibrium in a short time. Si at the Ge/Si interface begins to dissolve once in contact with the molten Ge to produce Si-Ge intermixing and result in $\text{Si}_x\text{Ge}_{1-x}$ ($0 \leq x \leq 1$) formation [41,48]. By further observing the peak of Ge-Ge and Si-Ge vibration modes, it was found that the frequency, ω was slightly shifted as indicated in Figure 4.


Figure 3. Typical Raman spectra of annealed Ge/Si at different temperatures.




In $\text{Si}_x\text{Ge}_{1-x}$ system, ω is mainly affected by several parameters, namely, (i) the content of Ge and Si [49] and (ii) strain [49]. In unstrained $\text{Si}_x\text{Ge}_{1-x}$ system, the Raman peak position may solely be determined by the composition, but both parameters need to be taken into account while considering for strained $\text{Si}_x\text{Ge}_{1-x}$. Raman spectroscopy has been reported to be an effective quantitative evaluation of composition and strain [49,50]. Thoroughly, the ratio of composition can be determined by referring to the relative intensities of the first order of Ge-Ge, Si-Ge and Si-Si Raman modes [51]. The peaks shift to higher ω in Si-Ge mode may indicate the change of epilayer to be more compressive [49,50].

The AES measurement was performed to investigate the relationship between the Si-Ge intermixing and the thickness of Ge/Si. Figure 5 shows the comparison of depth profiles of as-deposited and annealed samples. In all annealed samples, it is found that the intermixing not only occurred at the Ge/Si interface, but Si seems to diffuse up to nearly the top surface of the Ge/Si structure. The composition of Si in Ge region increases with the annealing temperature as expected. Thus, it can be concluded that temperature of rapid melting process is one of the significant parameter in determining the intermixing ratio of Si-Ge.

Figure 4. Enlarged Raman spectra in the range of (a) Ge-Ge mode and (b) Si-Ge mode.




(a)



(b)

Figure 5. Depth profiles of samples annealed at different temperatures.



Based on Raman spectra, the composition and strain can be determined since strained $\text{Si}_x\text{Ge}_{1-x}$ is considered in this study. By taking into account the intensity ratio of Ge-Ge and Si-Ge vibration mode peaks, the Si fraction (x : $0 \leq x \leq 1$) in the surface regions of grown layers was calculated using Equation (1):

$$\frac{I^{\text{Ge-Ge}}}{I^{\text{Si-Ge}}} = \frac{k(1-x)}{2x} \quad (1)$$

Here, $I^{\text{Ge-Ge}}$ and $I^{\text{Si-Ge}}$ are the peak intensities of Raman signals originating from Ge-Ge and Si-Ge vibration modes, respectively, and k is a constant. Equation (1) was cited from Mooney *et al.* [51]. They have investigated the ratio of Raman peak intensities due to Ge-Ge and Si-Ge bonding as a function of the Si fraction. Based on the experimental data, they have derived Equation (1). Here, the constant k depends on the wavelength of exciting laser. The constant k value in our measurement system was determined as 1.6 by measuring the Raman spectra of single crystalline $\text{Si}_x\text{Ge}_{1-x}$, where the $\text{Si}_x\text{Ge}_{1-x}$ ($x = 0.11, 0.21, 0.43, 0.51$) samples were epitaxially grown on Si substrates [27]. The penetration depth of Ar^+ laser with the wavelength 514 nm is about 20 nm [52]. Therefore, these calculated Si fractions may represent the composition of Si diffused into Ge region at 20 nm depth from the surface. The peak intensity of Ge-Ge and Si-Ge peaks depend on the Si fractions in the Ge layer after rapid melting process. It is expected that the peak intensity of Ge-Ge peak should become lower, while the peak of Si-Ge peak should become higher with the increase of temperature. This is due the increase of Si fraction in Ge layer with the increase of temperature, resulting to the decrease of Ge-Ge bonding and the increase of Si-Ge bonding. Such a tendency was observed, as shown in Figure 3. As shown by Figure 6a, the calculated Si fractions were plotted in Ge-Si equilibrium phase diagram [53].

Figure 6. (a) Si fraction as a function of annealing temperatures and (b) strain at respective depth for different annealing temperatures.





Figure 6. Cont.



Both fractions, calculated from Raman spectra and extracted from AES, have shown a good agreement to each other and located in between of the liquidus and solidus lines. Here, it can be seen that the Si fraction increases with the increase of temperature. In our previous report [40] where an annealing was performed at 980 °C (Ge thickness = 160 nm), the Si fraction seems to be much lower compared to the present samples. We speculate that Ge thickness may have significant role in suppressing the diffusion of Si atoms into Ge region, thus, affecting the overall diffusion rate in $\text{Si}_x\text{Ge}_{1-x}$. The results suggest that composition ratio of Ge and Si is strongly controlled by annealing temperatures and the values may vary with the thickness of the Ge layer.

Ge/Si interface was assumed to be not fully strain-relaxed in this study. As indicated by the shifting in Ge-Ge vibration mode peaks, it is expected that strain exists with respect to annealing temperature. The strain, ϵ was determined by the following equation [49]:

$$\omega^{\text{Ge-Ge}}(x, \epsilon) = 280.3 + 19.4(1-x) - 450\epsilon \quad (2)$$

where x is the Si composition and $\omega^{\text{Ge-Ge}}$ is the frequency of Ge-Ge vibrational mode. The Si composition that extracted from AES data and frequency of Ge-Ge vibrational mode from Raman spectra for respective depths were utilized to determine the strain values by Equation (2). Equation (2) was derived by Pezzoli *et al.* [49]. They have analyzed the positions of Raman peaks due to Ge-Ge bonding as a function of Si fraction x and strain ϵ in $\text{Si}_x\text{Ge}_{1-x}$ layer epitaxially grown on Si substrates. From the least square fit of the experimental data, they have derived Equation (2). Figure 6b shows the strain values as a function of depth at respective annealing temperatures. The tensile strain turns from high to low with the increase of temperatures. In addition, it drastically becomes more compressive as the depth is approaching the interface of Ge and Si. The thermal expansion coefficient of $\text{Si}_x\text{Ge}_{1-x}$ is larger than that of Si [54], where the difference decreases with the increasing Si concentration. Such a

fraction-dependent thermal expansion coefficient is a possible cause to generate the change in the grown $\text{Si}_x\text{Ge}_{1-x}$ layers.

As reported in reference [54], the amount of strain depends on the highest temperature used in the growth/annealing. In this present study, it can be simply concluded that higher annealing temperature produce lower tensile or more compressive strain in Ge/Si structure.

From practical applications view, the presence of strain in channel will improve the transistor performance by enhancing the electron/hole mobility through reduced effective transport mass and reduced interband scattering rate [55]. It has been reported that presence of $\text{Si}_x\text{Ge}_{1-x}$, with significant levels of strain, will enhance the mobility in n-channel MOSFET (NMOS) and p-channel MOSFET (PMOS) [4,56]. Particularly, the tensile-strained $\text{Si}_x\text{Ge}_{1-x}$ that integrated in NMOS transistor will induce the enhancement of electron mobility while compressive strain will induce the hole-mobility enhancement in PMOS. Further increment of Ge ratio in $\text{Si}_x\text{Ge}_{1-x}$ will then affect the strain as well as the channel mobility [4,56]. For that reason, it seems that annealing temperature plays role in tuning the strain level that is significantly beneficial towards mobility enhancement of transistor applications.

4. Conclusions

It was shown that annealing temperature plays significant role in the crystallization of electrodeposited Ge/Si and its intermixing properties. The composition of Si and Ge fraction significantly changed due to intermixing behavior upon rapid melting process. In addition to that, the strain properties also being affected due to the changes of Si and Ge composition and significantly contribute in the improvement of carrier mobility. As a result, it is expected that this technique will facilitate high-performance CMOS transistors, as well as various functional devices.

Acknowledgments

Mastura Shafinaz Zainal Abidin thanks Universiti Teknologi Malaysia (UTM) and the Ministry of Higher Education Malaysia (MOHE) for the financial supports during her internship at Kyushu University, Japan. The authors wish to extend their thanks for the measurement facilities provided by the Department of Electronics, Kyushu University. This work is partly sponsored by NSG grant from Nippon Sheet Glass Corp., Tokyo, Japan, Research University (RU) grant and Malaysia-Japan International Institute of Technology (MJIIT) grant from UTM, Fundamental Research Grant Scheme (FRGS) grant and Exploratory Research Grant Scheme (ERGS) grant from MOHE.

Conflicts of Interest

The authors declare no conflict of interest.

References

1. Hoyt, J.L.; Nayfeh, H.M.; Eguchi, S.; Aberg, I.; Xia, G.; Drake, T.; Fitzgerald, E.A.; Antoniadis, D.A. Strained Silicon MOSFET Technology. In Proceedings of the Electron Devices Meeting, San Francisco, CA, USA, 8–11 December 2002; pp. 23–26.

2. Boucart, K.; Ionescu, A.M. Double-gate tunnel FET with high-k gate dielectric. *IEEE Trans. Electron. Devices* **2007**, *54*, 1725–1733.
3. Gnani, E.; Reggiani, S.; Rudan, M.; Baccarani, G. Effects of high-k (HfO₂) gate dielectrics in double-gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes. *IEEE Trans. Nanotechnol.* **2007**, *6*, 90–96.
4. Chau, R.; Doczy, M.; Doyle, B.; Datta, S.; Dewey, G.; Kavalieros, J.; Jin, B.; Metz, M.; Majumdar, A.; Radosavljevic, M. Advanced CMOS Transistors in the Nanotechnology Era for High-Performance. In Proceedings of the 7th International Conference on Low-Power Logic Applications, Solid-State and Integrated Circuits Technology, Beijing, China, 18–21 October 2004; pp. 26–30.
5. Ferain, I.; Colinge, C.A.; Colinge, J.-P. Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors. *Nature* **2011**, *479*, 310–316.
6. Takagi, S. High Mobility Channel CMOS Technologies for Realizing High Performance LSI's. In Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 13–16 September 2009; pp. 153–160.
7. Timp, G.; Bourdelle, K.K.; Bower, J.E.; Baumann, F.H.; Boone, T.; Cirelli, R.; Evans-Lutterodt, K.; Garno, J.; Ghetti, A.; Gossmann, H.; *et al.* Progress toward 10 nm CMOS Devices. In Proceedings of the International Technical Digest Electron Devices Meeting, San Francisco, CA, USA, 6–9 December 1998; pp. 615–618.
8. Gehring, A.; Selberherr, S. Gate Leakage Models for Device Simulation. In Proceedings of the 7th International Conference on Solid-State and Integrated Circuits Technology, Beijing, China, 18–21 October 2004; pp. 971–976.
9. Wistey, M.; Singisetti, U.; Burek, G.; Kim, E.; Thibeault, B.J.; Nelson, A.; Cagnon, J.; Lee, Y.-J.; Bank, S.R.; Stemmer, S.; *et al.* III-V/Ge channel engineering for future CMOS. *ECS Trans.* **2009**, *19*, 361–372.
10. Takagi, S.; Sugiyama, M.; Yasuda, T.; Takenaka, M. Ge/III-V channel engineering for future CMOS. *ECS Trans.* **2009**, *19*, 9–20.
11. Liu, Y.; Gopalafishan, K.; Griffin, P.B.; Ma, K.; Deal, M.D.; Plummer, J.D. MOSFETs and High-Speed Photodetectors on Ge-on-Insulator Substrates Fabricated Using Rapid Melt Growth. In Proceedings of the IEEE International Electron Devices Meeting, San Francisco, CA, USA, 13–15 December 2004; pp. 1001–1004.
12. Wang, J.; Lee, S. Ge-photodetectors for Si-based optoelectronic integration. *Sensors* **2011**, *11*, 696–718.
13. Michel, J.; Liu, J.; Kimerling, L.C. High-performance Ge-on-Si photodetectors. *Nat. Photonics* **2010**, *4*, 527–534.
14. Itabashi, S.; Nishi, H.; Tsuchizawa, T.; Watanabe, T.; Shinojima, H.; Park, S.; Yamada, K.; Ishikawa, Y.; Wada, K. Integration of Optical Devices Based on Si, Ge and SiO_x. In Proceedings of the 7th IEEE International Conference on Group IV Photonics, Beijing, China, 1–3 September 2010; pp. 48–50.
15. Claeys, C.; Simoen, E. *Germanium-Based Technologies: From Materials to Devices*; Elsevier Science: Amsterdam, The Netherlands, 2007; p. 480.

16. Miyao, M.; Toko, K.; Tanaka, T.; Sadoh, T. High-quality single-crystal Ge stripes on quartz substrate by rapid-melting-growth. *Appl. Phys. Lett.* **2009**, *95*, 022115:1–022115:3.
17. Toko, K.; Nakao, I.; Sadoh, T.; Noguchi, T.; Miyao, M. Electrical properties of poly-Ge on glass substrate grown by two-step solid-phase crystallization. *Solid State Electron.* **2009**, *53*, 1159–1164.
18. Huang, Q.; Bedell, S.W.; Saenger, K.L.; Copel, M.; Deligianni, H.; Romankiwa, L.T. Single-crystalline germanium thin films by electrodeposition and solid-phase epitaxy. *Electrochem. Solid State Lett.* **2007**, *10*, D124–D126.
19. Huang, S.; Xia, Z.; Xiao, H.; Zheng, J.; Xie, Y.; Xie, G. Structure and property of Ge/Si nanomultilayers prepared by magnetron sputtering. *Surf. Coat. Technol.* **2009**, *204*, 558–562.
20. McComber, K.A.; Duan, X.; Liu, J.; Michel, J.; Kimerling, L.C. Single-crystal germanium growth on amorphous silicon. *Adv. Func. Mater.* **2012**, *22*, 1049–1057.
21. McComber, K.A.; Jifeng, L.; Michel, J.; Kimerling, L.C. Low-Temperature Germanium Ultra-High Vacuum Chemical Vapor Deposition for Back-End Photonic Integration. In Proceedings of the 6th IEEE International Conference on Group IV Photonics, San Francisco, CA, USA, 9–11 September 2009; pp. 137–139.
22. Chen, C.; Li, C.; Huang, S.; Zheng, Y.; Lai, H.; Chen, S. Epitaxial growth of germanium on silicon for light emitters. *Int. J. Photoenergy* **2012**, *2012*, 1–8.
23. Fujinaga, K. Low-temperature heteroepitaxy of Ge on Si by GeH₄ in gas low pressure chemical vapor deposition. *J. Vac. Sci. Technol. B* **1991**, *9*, 1511–1516.
24. Barski, A.; Derivaz, M.; Rouviere, J.L.; Buttard, D. Epitaxial growth of germanium dots on Si(001) surface covered by a very thin silicon oxide layer. *Appl. Phys. Lett.* **2000**, *77*, 3541–3543.
25. Larrson, M.; Eflving, A.; Hussain, M.I.; Holtz, P.O.; Ni, W.; Luminescence Properties of Ge Quantum Dots Produced by MBE at Different Temperatures. In Proceedings of the 1st IEEE International Conference on Group IV Photonics, Hong Kong, 29 September–1 October 2004; pp. 124–126.
26. Yang, R.; Li, K.; Li, G.; Peng, C.; Li, Y. The Properties of Epitaxial Pure Germanium Films on Silicon Substrate. In Proceedings of the 6th International Conference on Solid-State and Integrated-Circuit Technology, Shanghai, China, 22–25 October 2001; pp. 634–636.
27. Miyao, M.; Tanaka, T.; Toko, K.; Tanaka, M. Giant Ge-on-insulator formation by Si–Ge mixing-triggered liquid-phase epitaxy. *Appl. Phys. Express* **2009**, *2*, 045503.
28. Jawad, M.J.; Hashim, M.R.; Ali, N.K.; C’orcoles, E.P.; Sharifabad, M.E. An alternative method to grow Ge thin films on Si by electrochemical deposition for photonic applications. *J. Electrochem. Soc.* **2012**, *159*, D124–D128.
29. Endres, F. Ionic liquids: Promising solvents for electrochemistry. *Z. Phys. Chem.* **2004**, *218*, 255–283.
30. Endres, F.; Abedin, S.Z.E. Nanoscale electrodeposition of germanium on Au(111) from an ionic liquid: An *in situ* STM study of phase formation. *Phys. Chem. Chem. Phys.* **2002**, *4*, 1640–1657.
31. Endres, F.; Schrod, C. *In situ* STM studies on germanium tetraiodide electroreduction on Au(111) in the room temperature molten salt 1-butyl-3-methylimidazolium hexafluorophosphate. *Phys. Chem. Chem. Phys.* **2000**, *2*, 5517–5520.

32. Al-Salman, R.; Meng, X.; Zhao, J.; Li, Y.; Kynast, U.; Lezhnina, M.M.; Endres, F. Semiconductor nanostructures via electrodeposition from ionic liquids. *Pure Appl. Chem.* **2010**, *82*, 1673–1689.
33. Al-Salman, R.; El Abedin, S.Z.; Endres, F. Electrodeposition of Ge, Si and Si_xGe_{1-x} from an air- and water-stable ionic liquid. *Phys. Chem. Chem. Phys.* **2008**, *10*, 4650–4657.
34. Martineau, F.; Namur, K.; Mallet, J.; Delavoie, F.; Endres, F.; Troyon, M.; Molinari, M. Electrodeposition at room temperature of amorphous silicon and germanium nanowires in ionic liquid. *IOP Conf. Series Mater. Sci. Eng.* **2009**, *6*, 012012:1–012012:4.
35. Endres, F. Electrodeposition of a thin germanium film on gold from a room temperature ionic liquid. *Phys. Chem. Chem. Phys.* **2001**, *3*, 3165–3174.
36. Freyland, W.; Zell, C.A.; Abedin, S.Z.E.; Endres, F. Nanoscale electrodeposition of metals and semiconductors from ionic liquids. *Electrochim. Acta* **2003**, *48*, 3053–3061.
37. Going, R.; Tsu-Jae King, L.; Wu, M.C. Rapid Melt Grown Germanium Gate PhotoMOSFET on a Silicon Waveguide. In Proceedings of the IEEE Photonics Conference, Balleve, WA, USA, 8–12 September 2013; pp. 38–39.
38. Sadoh, T.; Toko, K.; Kurosawa, M.; Tanaka, T.; Sakane, T.; Ohta, Y.; Kawabata, N.; Yokoyama, H.; Miyao, M. SiGe-mixing-triggered rapid-melting-growth of high-mobility Ge-on-insulator. *Key Eng. Mater.* **2011**, *470*, 8–13.
39. Yeom, H.W.; Sasaki, M.; Suzuki, S.; Sato, S.; Hosoi, S.; Iwabuchi, M.; Higashiyama, K.; Fukutani, H.; Nakamura, M.; Abukawa, T.; *et al.* Existence of a stable intermixing phase for monolayer Ge on Si(001). *Surf. Sci.* **1997**, *381*, L533–L539.
40. Abidin, M.S.Z.; Matsumura, R.; Anisuzzaman, M.; Park, J.-H.; Muta, S.; Mahmood, M.R.; Sadoh, T.; Hashim, A.M. Crystallization of electrodeposited germanium thin film on silicon (100). *Materials* **2013**, *6*, 5047–5057.
41. Zhu, X.Y.; Lee, Y.H. Defect-induced Si/Ge intermixing on the Ge/Si(100) surface. *Phys. Rev. B Condens. Matter* **1999**, *59*, 9764–9767.
42. Liao, M.H.; Lee, C.H.; Hung, T.A.; Liu, C.W. The intermixing and strain effects on electroluminescence of SiGe dots. *J. Appl. Phys.* **2007**, *102*, 053520–053525.
43. Herman, M.A. Silicon-germanium heterostructures: Properties, technology, and application in infrared detectors. *Opto Electr. Rev.* **1997**, *5*, 191–204.
44. Wan, J.; Luo, Y.H.; Jiang, Z.M.; Jin, G.; Liu, J.L.; Wang, K.L.; Liao, X.Z.; Zou, J. Effects of interdiffusion on the band alignment of GeSi dots. *Appl. Phys. Lett.* **2001**, *79*, 1980–1982.
45. Baranov, A.V.; Fedorov, A.V.; Perova, T.S.; Moore, R.A.; Yam, V.; Bouchier, D.; Le Thanh, V.; Berwick, K. Analysis of strain and intermixing in single-layer GeSi quantum dots using polarized Raman spectroscopy. *Phys. Rev. B Condens. Matter* **2006**, *73*, 075322:1–075322:6.
46. Saitou, M.; Sakae, K.; Oshikawa, W. Evaluation of crystalline germanium thin films electrodeposited on copper substrates from propylene glycol electrolyte. *Surf. Coat. Technol.* **2002**, *162*, 101–105.
47. Hashim, A.M.; Anisuzzaman, M.; Muta, S.; Sadoh, T.; Miyao, M. Epitaxial-template structure utilizing Ge-on-insulator stripe arrays with nano-spacing for advanced heterogeneous integration on Si platform. *Jpn. J. Appl. Phys.* **2012**, *51*, doi:10.1143/JJAP.51.06FF04.

48. Tojo, Y.; Matsumura, R.; Yokoyama, H.; Kurosawa, M.; Toko, K.; Sadoh, T.; Miyao, M. High-quality formation of multiply stacked SiGe-on-insulator structures by temperature-modulated successive rapid-melting-growth. *Appl. Phys. Lett.* **2013**, *102*, 092102–092104.
49. Pezzoli, F.; Bonera, E.; Grilli, E.; Guzzi, M.; Sanguinetti, S.; Chrastina, D.; Isella, G.; von Känel, H.; Wintersberger, E.; Stangl, J.; *et al.* Raman spectroscopy determination of composition and strain in Si_{1-x}Ge_x/Si heterostructures. *Mater. Sci. Semicond. Process.* **2008**, *11*, 279–284.
50. Pezzoli, F.; Bonera, E.; Grilli, E.; Guzzi, M.; Sanguinetti, S.; Chrastina, D.; Isella, G.; von Känel, H.; Wintersberger, E.; Stangl, J.; *et al.* Phonon strain shift coefficients in Si_{1-x}Ge_x alloys. *J. Appl. Phys.* **2008**, *103*, 093521–093524.
51. Mooney, P.M.; Dacol, F.H.; Tsang, J.C.; Chu, J.O. Raman scattering analysis of relaxed Ge_xSi_{1-x} alloy layers. *Appl. Phys. Lett.* **1993**, *62*, 2069–2071.
52. Strain Measurements of a Si Cap Layer Deposited on a SiGe Substrate Determination of Ge Content. Available online: http://www.intercovamex.com/biblioteca_de_aplicaciones/SEMICONDUCTORES/Mediciones%20de%20tension%20de%20de%20una%20capa%20de%20Si%20depositada%20en%20un%20sustrato%20de%20SiGe.%20Determinacion%20del%20contenido%20de%20Ge.pdf (accessed on 9 June 2012).
53. Olesinski, R.W.; Abbaschian, G.J. The Ge–Si (germanium-silicon) system. *Bull. Alloy Phase Diagr.* **1984**, *5*, 180–183.
54. Ishikawa, Y.; Wada, K.; Liu, J.; Cannon, D.D.; Luan, H.-C.; Michel, J.; Kimerling, L.C. Strain-induced enhancement of near-infrared absorption in Ge epitaxial layers grown on Si substrate. *J. Appl. Phys.* **2005**, *98*, 013501:1–013501:9.
55. Datta, S.; Chau, R. Silicon and III-V Nanoelectronics. In Proceedings of the International Conference on Indium Phosphide and Related Materials, Glasgow, Scotland, 8–12 May 2005; pp. 7–8.
56. Datta, S.; Brask, J.; Dewey, G.; Doczy, M.; Doyle, B.; Ben, J.; Kavalieros, J.; Metz, M.; Majumdar, A.; Radosavljevic, M.; *et al.* Advanced Si and SiGe Strained Channel NMOS and PMOS Transistors with High-k/metal-gate stack. In Proceedings of the 2004 Meeting Bipolar/BiCMOS Circuits and Technology, Montreal, Quebec, Canada, 13–14 September 2004; pp. 194–197.