SCIENTIFIC REPERTS

received: 07 April 2015 accepted: 17 August 2015 Published: 15 September 2015

Monolithic III-V on Silicon Plasmonic Nanolaser Structure for Optical Interconnects

Ning Li1 , Ke Liu2,3 , Volker J. Sorger2 & Devendra K. Sadana1

Monolithic integration of III–V semiconductor lasers with Si circuits can reduce cost and enhance performance for optical interconnects dramatically. We propose and investigate plasmonic III–V nanolasers as monolithically integrated light source on Si chips due to many advantages. First, these III–V plasmonic light sources can be directly grown on Si substrates free of crystallographic defects due to the submicron cavity footprint (250nm×250nm) being smaller than the average defect free region size of the heteroepitaxial III–V material on Si. Secondly, the small lateral and vertical dimensions facilitate process co-integration with Si complementary metal-oxide-semiconductor (CMOS) in the front end of the line. Thirdly, combining with monolithically integrated CMOS circuits with low device capacitance and parasitic capacitance, the nano-cavity optoelectronic devices consume orders of magnitude less power than the conventional lasers and reduce the energy consumption. Fourthly, the modulation bandwidth of the plasmonic light-sources is enhanced to significantly higher than conventional lasers due to enhanced photon state density and transition rate. In addition, we show that these device performance are very robust after taking into account the surface recombination and variations in device fabrication processes.

An on-chip light source is preferred over being off-chip for optical interconnects for various reasons^{1[,2](#page-7-1)}; 1) the power loss from couplers and splitters is saved for on-chip sources. 2) on-chip laser can be directly modulated, thus eliminating the need to deploy modulators. Among the on-chip laser integration approaches, a monolithically grown laser on Si has many advantages over hybrid bonding. For instance the process can be simplified and allows for more design flexibility, much lower packaging cost, and most importantly, smaller parasitic device capacitance. Moreover, synergies can be explored between such nanoscale photonic elements and their electronic counterparts, as metal-oxide-semiconductor field-effect transistors that use III–V semiconductors as channel materials are being monolithically integrated on Si as next generation logic devices^{[3](#page-7-2)}.

While III–V lasers monolithically grown on Si were demonstrated decades ago, the prevailing challenge of these devices remains the short laser lifetimes due to a high defect density in the heteroepitaxial materia[l4–6](#page-7-3). Because of polarity difference, large lattice and thermal expansion mismatch, the crystallographic defect density of III–V materials grown on Si is several orders of magnitude higher than the same material grown on lattice-matched III–V substrates. The typical threading dislocation density of III–Vs grown on Si is ~10⁸ cm^{−2}, which corresponds to ~1 defect per 1µm². Since conventional III–V edge emitting lasers and vertical cavity surface emitting lasers (VCSELs) have dimensions of at least tens of microns, when growing on Si directly, these devices contain a significant number of crystallographic defects. The reaction and growth of these defects during laser operation is the cause of the device failure and short laser lifetime[8](#page-7-5). However, if the laser's dimension is reduced below the average spacing between

¹IBM T. J. Watson Research Center, 1101 Kitchawan Road, Yorktown Heights, New York 10598, USA. ²Department of Electrical and Computer Engineering, George Washington University, Washington, DC 20052, USA. ³The Key Laboratory of Optoelectronics Technology, Ministry of Education, Beijing University of Technology, Beijing 100124, P.R. China. Correspondence and requests for materials should be addressed to N.L. (email: [lini@us.ibm.com\)](mailto:lini@us.ibm.com)

Figure 1. Schematic structures of III–V plasmonic nanolasers integrated on Si substrate: (**a**) Angled view of plasmoinc nanolasers monolithically grown on Si with blanket AlGaAs buffer layer. (**b**) Plasmoinc nanolasers monolithically grown on Si with selective growth in oxide confined pattern. (**c**) Plasmoinc nanolasers bonded to Si substrate using oxide wafer bonding. (**d**) Cross-section layout of the monolithic plasmonic nanolaser shown in (**b**).

two adjacent defects, the device can be made defect free with a high probability. Here we investigate plamonic lasers due to their sub-diffraction limited dimensions, smallest among all nanolasers^{9,[10](#page-7-7)}.

Besides the advantage of small cavity size, monolithic integration of nanolasers on Si can also dramatically reduce energy consumption of the networking fabric in large-scale computing and data centers. This is because nanometer-scale lasers and photodetectors not only have a lower capacitance, but also feature unique internal physical effects, which allow for a more efficient photon utilization inside the gain material. Together both effects point towards the potential to significantly lower the power consumption compared to current technology options¹¹. In addition, highly scaled nano-cavity plasmonic lasers further enhance the modulation speed, and can have superior frequency response thus achieving much higher direct modulation speed than other light sources. Growing III–V nano-photonics components on Si monolithically in conjunction with Si and III-V electronics will eventually meet the requirement of 100 s of GHz bandwidth and fJs/bit energy efficiency for the ever growing optical data transmission demands in data centers and high performance computers.

Results

Because of the aforementioned reasons, we investigated three nanolaser configurations [\(Fig. 1\)](#page-1-0), including two monolithic device structures and one hybrid bonded device structure in comparison. In the first monolithic approach, the laser structure is grown on Si with a blanket $Al_{0.6}Ga_{0.4}As$ buffer layer, where the waveguide core consists of $Al_{0.3}Ga_{0.7}As$ ([Fig. 1a](#page-1-0)). In the second monolithic approach, the laser structure is monolithically grown on the Si substrate via a selective growth in a hole patterned on a $SiO₂$ mask layer (Fig. 1b). Only the laser cavity region is grown on the substrate on the $Al_{0.6}Ga_{0.4}As$ buffer layer. Here the waveguide material is chosen to be of SiN_x . In the hybrid bonding approach, the laser structure is first grown on a lattice-matched GaAs substrate and then transferred to the Si substrate via oxide bonding [\(Fig. 1c](#page-1-0)). All these devices use the same structure of the plasmonic laser active region. For example, the cross section of the monolithic structure with selective growth is shown in [Fig. 1d.](#page-1-0) The active regions of all these plasmonic nano-cavities consist of GaAs $(10 \text{ nm})/A_{0.3}Ga_{0.7}As$ (10 nm) multiple quantum wells (MQW). The nanolaser cavity is created by depositing a metal layer atop the stack to form

a plasmonic 'island', which features a dielectrically-loaded surface plasmon polariton (DLSPP) mode¹². A 20 nm-thick highly doped p^+ GaAs contact layer is inserted between the MQW and the metal, serving as the top Ohmic contact layer for the electrically pumped laser diode. All the metal-cavity has a square shape with cavity width of *W*= 250nm. Although Au is used here as the metal material, other metals such as silver, aluminum, or copper can be used instead to be more compatible with Si complementary metal-oxide-semiconductor (CMOS). The second electrode can be formed using the bottom n^+ layer on the side of the device. For the bonded device, a thin highly doped layer is used for making the bottom side contact. The details of the simulation approach are described in the methods section of the paper.

Defect density consideration. The sub-diffraction limited device footprint $(250 \text{ nm} \times 250 \text{ nm})$ of the nanolaser explored here is 1/16 the size of the average defect free region in the III–V material on Si given a high defect density of ~10⁸ cm⁻². Assuming uniform distribution of defects, this results in a defect-free yield of 94% for these devices. With advanced growth techniques such as relaxed Ge buffer layers, the defect density of III–V on Si can be reduced to ~10⁶ cm⁻² [7](#page-7-4)[,8](#page-7-5). In this case, our nanolaser has a dimension that is 1/1600 the size of the average defect free region. The defect-free yield of our nanolaser is >99.9% in this case compared to zero defect free device in the conventional monolithic III–V laser on Si case. In addition, the selective growth structure design is compatible with the aspect ratio trapping (ART) growth techniqu[e13](#page-8-1),[14,](#page-8-2) where threading dislocations are terminated at the oxide side walls and result in defect free regions. Due to the high aspect ratio required in the ART growth, the defect-free growth region is typically only a few hundred nanometers wide. Therefore, in order to make lasers in this region, the laser dimensions need to be reduced to hundreds of nanometer scale, as designed in this work.

Quality factor and Purcell factor. Towards comparing the performance for three different nanolaser configurations, cavity quality factor *Q* and Purcell factor F_p are two important parameters for the plasmonic nanolaser design. All the optical simulation of these lasers is performed using commercially available finite difference time domain (FDTD) software, as described in the Methods section. The *Q* factors were calculated for all the modes where the mode of highest *Q* was selected for a target lasing wavelength of ~850nm. As an example, the mode profile of the monolithic device with blanket growth is plotted in the x–y cross section [\(Fig. 2a\)](#page-3-0) and x–z cross section [\(Fig. 2b](#page-3-0)), respectively. While the lateral dimension of the cavity is fixed at $250 \text{ nm} \times 250 \text{ nm}$, the height of the cavity (*H*) is swept to find the optimal design. It is straightforward that the monolithic device grown on Si in the oxide pattern exhibits highest *Q* and *Fp*, due to better light confinement originating from the large index contrast between the high refractive index GaAs/AlGaAs cavity region and the $\sin x / \sin 2x$ waveguides ([Fig. 2c\)](#page-3-0). However, the differences of *Q* among three devices are rather small, because the plasmonic mode for all devices is mainly concentrated at the top interface between metal and dielectric material [\(Fig. 2b](#page-3-0)), which is not affected much by the materials on the bottom and side of the cavity.

The Purcell factor F_p is proportional to Q/V_{mod} , where V_{mod} is the effective volume of an optical mode in the cavity. In our design the cavity mode volume of the devices here is ~0.9 times of the diffraction limit size $(\lambda/2n)^3$ $(\lambda/2n)^3$, where λ is the light wavelength in free space, and *n* is the material refractive index in the cavity, indicating the mode size of this device is below the diffraction limit. A F_p value of \sim 10 for our devices indicates that the spontaneous emission rate in the cavity is enhanced 10 times relative to the bulk material emission rate in a conventional diffraction limited laser cavity. The Q and F_p do not significantly change with *H* [\(Fig. 2c.d\)](#page-3-0) for our devices, indicating that the device performance is not sensitive to the variations in the growth or fabrication.

Waveguide coupling efficiency. Another major challenge of monolithic lasers on Si is to achieve a high out-coupling efficiency with subsequent integration strategies. If successful, such integration allows Si-based integrated circuits and optical input/outputs (I/Os) to exist simultaneously on a single Si chip, thus enabling low parasitic capacitance, low-power consumption, and high-speed optical links¹⁵. In order to achieve this goal, the emission needs to be effectively coupled to the optical waveguides in a plane of the chip surface, which is part of our investigations [\(Fig. 3](#page-3-1)). Our analysis shows that the plasmonic mode in the cavity successfully converts emission into propagating waveguide modes beyond the confinement of the cavity region. This can be understood by light leaking into the waveguide at the edges of the cavity. Furthermore, since the *Q*-factor is inversely proportional to the radiation efficiency and the *Q* depends on the laser thickness, we observe a maximum coupling at the cavity thickness of *H*~260nm for all cavity type investigated. For thicker devices with *H*> 260nm, *Q* increases due to resonant mode-switching.

A maximum coupling efficiency of $~60\%$ is recorded for the laser bonded on SiO₂ using the $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As/SiO}_2$ waveguides through bonding. This waveguide coupling efficiency is among the highest reported to date for nanolasers and originates from our planar plasmon mode design which enables strong light coupling in the lateral instead of vertical direction. The lasers monolithically grown on Si exhibit waveguide coupling efficiency of \sim 35%. This light coupling efficiency can be improved by using waveguide materials with higher refractive indices and using high index-contrast cladding layers. For the

Figure 2. Simulated cavity properties by FDTD simulation: (**a**) Electric field profile in the X–Y plane in the middle of the cavity and waveguide. (**b**) Electric field profile in the X–Z plane at the center of the cavity. (c) Cavity quality factor (*Q*) as a function of the height of the cavity (*H*). (**d**) Purcell factor (F_p) as a function of *H*.

Figure 3. Waveguide coupling efficiency dependence on the height of the cavity for three plasmonic nanolaser configurations.

rest part of the paper, all analysis is based on the devices with a height of *H*= 260nm, corresponding to the maximum waveguide coupling efficiency [\(Fig. 3\)](#page-3-1).

Output power and frequency response above threshold current. The laser output power was evaluated using rate equations explained in the Methods section. The rate equation analysis shows that these plasmonic nanolasers have threshold currents (I_{th}) of ~2.0mA, ~2.4mA, and ~3.1mA, and high

Figure 4. Plasmonic nanolaser performance: (**a**) Output power as a function of normalized injection current (i.e. I/I_{th}), where I_{th} is the laser threshold current. (**b**) Frequency response at the injection current and of $I = I_{th}$ and $I = 2 \times I_{th}$.

spontaneous emission factor $\beta = 0.55, 0.48,$ and 0.32, for the bonded device, monolithic device with selective growth, and monolithic device with blanket growth, respectively. The laser output power versus the normalized injection current relationship [\(Fig. 4a\)](#page-4-0) yields high spontaneous emission factor *β*= 0.55, 0.48, and 0.32 for the bonded device, monolithic device with selective growth, and monolithic device with blanket growth, respectively. These high *β* factors indicate high photon utilization of the plasmonic cavity. The power outputs shown here for the three devices are the total power emitted from the laser cavity [\(Fig. 4a\)](#page-4-0), including the power coupled into the waveguide and the power coupled elsewhere which can also be utilized with improved waveguide design. All the devices show the comparable power output above threshold current, with the highest power obtained from the monolithic device with selective growth. For this device, the result shows that the output power at a drive current $I = 2 \times I_{th}$ is as high as \sim 400 μ W and ramps up quickly to $>$ 3 mW at 10 times the threshold current. These power levels are sufficient for short and mid-reach optical links.

The frequency response of the lasers was also derived from rate equations. The results ([Fig. 4b](#page-4-0)) show that these nanolasers have higher modulation bandwidth than conventional bulk lasers, due to the modifications of the internal carrier lifetime, photon density, and transition rates. In addition, the modulation bandwidth increases for higher injection current due to interplay between the photonic and electronic rates of both the cavity and the external pump. Higher pump rate drives the gain medium faster into inversion. Given the high emission rate plasmonics cavity, this inversion is rapidly depleted and hence can be re-excited more promptly compared to larger diffraction limited devices. At $I = I_{th}$, the 3dB bandwidth of the lasers are all already beyond 50GHz, sufficient for high-speed interconnects as directly modulated on-chip light source. At $I = 2 \times I_{th}$, the 3dB bandwidths are approaching 100 GHz, which is clearly superior than the conventional lasers and are very desirable for next generation high bandwidth chip I/Os.

Output power and frequency response below threshold current. While the output power and frequency response of these nanolasers are encouraging, the lasing threshold current density is relatively high compared to conventional lasers. This requires efficient heat sinking scheme to operate these nanolasers at room temperature continuously. Alternatively, with a lower injection current, the device can be operated below threshold conditions as a nano-cavity light-emitting-diode (LED). While the output power of such a nano-cavity LEDs ([Fig. 5a\)](#page-5-0) is lower than current optical interconnect sources, such devices fit well in the next generation on-chip optical interconnect applications with which predicts significant reductions in terms of energy per bit metrics¹. The low power light detection can be achieved utilizing highly scaled plasmonic photodetectors¹⁶, which need less optical power to generate the same required voltage due to enhanced light-matter-interaction and reduced device capacitance. As a result, the required optical power and the total energy consumption of the optical link are greatly reduced¹⁷.

The frequency response of the nano-cavity LED is also of interest. Conventional LEDs have relatively low modulation speed. However, these nano-cavity LEDs have enhanced frequency response due to the Purcell effect, i.e., nano-cavity enhanced spontaneous emission rate¹⁸. The 3dB bandwidth of the devices are 3~6 GHz at $I = 0.1 \times I_{th}$ and 28~44 GHz at $I = 0.5 \times I_{th}$ respectively (Fig. 5b), which is significantly faster than conventional LED¹⁹ devices. Given such expected bandwidths, these nano-cavity LEDs can also be used for direct modulation as on-chip light source for high-speed optical links.

Figure 5. Plasmonic nanoLED performance below lasing threshold current: (**a**) Output power as a function of injection current. (**b**) Frequency response of the plasmonic nanoLED at injection current $I = 0.1 \times I$ _{th} and $I = 0.5 \times I$ _{th}, respectively.

Figure 6. Comparison of output powers as a function of normalized injection current with various surface recombination velocities for the selective grown monolithic plasmonic nanolaser on Si.

Effect of surface recombination. Surface recombination is an important factor to be considered for the nano-cavity lasers due to the large surface to volume ratio of these devices. If the III–V surface on the side wall is not well passivated, the surface recombination velocity can be as high as 10^5 cm/s. In this case the device output power will sufer serious degradation as shown in [Fig. 6](#page-5-1). On the other hand, when the surface recombination velocity is less than 100 cm/s, there is almost no effect on the device performance; this can be achieved by regrowth of the III-V passivation layers on the side walls²⁰. Passivation using dielectric layers can also reduce the surface recombination velocity to \sim 4500 cm/s²¹. At this condition, the effect of the surface recombination is negligible [\(Fig. 6](#page-5-1)). The threshold current also shifts with the passivation quality. Without considering surface recombination effects, the threshold current is ~2.0mA, \sim 2.4mA, and \sim 3.1mA for bonded, selective, and blanket growth devices, respectively. When the surface recombination velocity is ~4500 cm/s, the threshold current values change to ~2.14 mA, ~2.57 mA, and ~3.34mA, respectively for the above devices.

Effect of fabrication variations. The obtained device performance, including waveguide coupling efficiency, frequency response, and output power, are all suitable for next generation optical interconnects. However, the fabrication and integration of the nanolaser devices can be challenging, because precise fabrication steps are usually needed to minimize extra cavity losses, such as scattering due to surface roughness and radiative loss due to tilted side walls. It is important to understand how fabrication imperfections affect the device performance. We modeled the *Q* factor dependence of the nanolasers with the above two practical loss factors [\(Fig. 7\)](#page-6-0). We find that *Q* changes less than 10% for angled side-wall up to 30°, which allows for even using wet chemical etching instead of dry etching to define

Figure 7. *Q* **factors dependence on** (**a**) **cavity side-wall angle and** (**b**) **cavity side-wall roughness with root mean square (RMS) values.**

the laser side walls. In addition, the *Q* factor only changes about 10% for a roughness from 0 to 2nm route-mean-squares (RMS), which is a realistic and upper limit for semiconductor device processing induced roughness [\(Fig. 7b](#page-6-0)). The reason for this robust and insensitive performance to process variations is that most of the electric field is well concentrated near the top interface within the cavity with little field reaching the side-walls and lower part of the cavity [\(Fig. 2b](#page-3-0)). However, for other type of nanolasers, *Q* factor may be very sensitve to the fabrication variations. A few degree of side-wall angles may result in significant *Q* factor degradation²². Related to processing, this light source design appears quite tolarent to imperfections, and overall shows bennificial features for on-chip integration into interconnect links.

Discussion

Conventional lasers that are several microns thick for edge emitting devices and close to 10 micron thick for VCSELs can not be integrated in the front end of the line (FEOL) of Si CMOS process. Whereas plasmonic nanolasers can be readily integrated at the FEOL of the Si CMOS process. The ability to further scale these devices to sizes of tens of nanometers, similar to the size of a transistor, makes the integration with CMOS even more flexible. Here the thermal budget can be controlled by fabricating the Si CMOS first with a maxium temperature of \sim 1000 °C until before the contact silicidation step. The III–V laser material is then grown at ~650 °C, which has neglegible impact on Si CMOS processes. The CMOS contact silicide process and back end of the line process temperatures are all below \sim 400 $^{\circ}$ C and can be done after the III–V material growth.

In conclusion, we have investigated the design of III–V plasmonic nano-cavity-based light sources for monolithic integration on silicon substrates for the next generation low power consumption, highly integrated, high bandwidth optical interconnects. Due to the sub-diffraction limited laser footprint, this III–V plasmonic light source can be directly grown on silicon substrate free of crystallographic defects. Although the device has a submicron dimension, it delivers milliwatt optical power and ~100GHz modulation bandwidth above threshold injection currents, excellent for high speed optical interconnects. When the injection current is below the threshold condition, the plasmonic enhanced nano-cavity LED exhibits tens of microwatts of output power and tens of GHz direct modulation bandwidth, sufficient for next generation low power consumption optical interconnects. It also exhibits high waveguide coupling efficiency to conventional optical waveguide and exellent compatibility with Si CMOS process. The device performance is robust and tolerant to fabrication imperfections. Overall, this design provides a practical and advantageous route to monolithically integrated nanoscale light sources on silicon substrates for optical interconnect and other applications.

Methods

FDTD optical simulation. The optical design of the nanolasers is performed using commercially available finite difference time domain (FDTD) software (Lumerical Solutions, Inc.). The input of complex refractive indices (i.e. *n* and *κ*) such as Gold, GaAs, and SiO₂ are taken from the built-in material database. For the alloys of the utilized III–V material $(A \rvert_x A \rvert_x A \rvert_x)$ data from [ref. 23](#page-8-11) is used for the dispersion relation according to the Kramers-Kronig relation. Based on this dispersion data an analytic fitting function (multi-coefficient material model) generates the required index data in the bandwidth of interest. In order to provide a plasmon excitation, randomly placed vertically oriented (i.e. *z*-direction) electric dipole sources are placed inside each cavity to excite the cavity resonance. Here, the *Q*-factor is

calculated from the Fourier transform of the electromagnetic field by finding the resonance frequencies (f_R) of the signal and measuring the full width at half maximum of the resonant peaks (Δf), i.e. $Q = f_p / \Delta f$. A *Q*-analysis option within the solver is utilized to obtain the *Q* factors, and the corresponding resonant wavelength (i.e. f_R) can be found from each resonant mode. The dipole excitation source used in FDTD Solutions allows to return the Purcell factor as a result that can be directly visualized, which is equivalent to dividing the power emitted by a dipole source in the cavity environment by that of a homogeneous bulk material.

Rate equation simulation. We evaluate the device performance parameters relating to output power and modulation speed using laser rate equations (1) and (2)²⁴. In order to relate the rate equations to the power output, *P_{out}*, can be written as in equation (3)²⁵. The small signal response of the plasmon laser can be expressed as equation (4) by observing the spectral response function²⁶.

$$
\frac{dn}{dt} = \frac{I}{qV} - An - \beta \Gamma AS(n - n_0)
$$
\n(1)

$$
\frac{dS}{dt} = \beta An + \beta \Gamma AS(n - n_0) - \gamma S \tag{2}
$$

$$
P_{out} = \frac{\alpha_m}{\alpha_m + \alpha_i} \frac{S_{ph}}{\tau_p} \frac{hc}{\lambda} V_{mod}
$$
\n(3)

$$
H(\omega) = \frac{\beta \Gamma_T (1 + S_0)}{\sqrt{(\omega^2 - {\omega_r}^2)^2 + \omega^2 \omega_p^2}}
$$
\n(4)

where *I* is the injection current, *S* is the photon number of a single lasing mode, *q* is the elementary charge, *n* is the excited state population density, $A = F_p A_o$ is the spontaneous emission rate, A_o is the natural spontaneous emission rate of the material, *β* is the spontaneous emission factor, *Γ* is the overlap factor, n_0 is the excited state population at transparency, γ is the total cavity loss rate per unit volume, α_i is the cavity intrinsic loss per unit length, α_m is the cavity mirror loss per unit length, S_{ph} is the photon density, τ_p is the photon life time, and is proportional to the cavity *Q* (i.e. $\tau_p = Q/(2\pi f)$, *f* is the cavity resonant frequency), *h* is the planck constant, *c* is the light speed in vacuum, λ is the lasing wavelength, *ω* is the optical cavity angular frequency, Γ_T is the transition rate of excited state population, $\omega_p = \gamma_c + \Gamma_T (1 - \beta N_0 + \beta S_0)$, $\omega_r^2 = \Gamma_T [\gamma_c (1 + \beta S_0) - \beta (1 - \beta) \Gamma_T N_0]$, S_0 and N_0 are the steady-state photon number and population inversion number, respectively, and $\gamma_c = 1/\tau_p$.

When surface recombination is taken into account, the rate equation (1) is written as:

$$
\frac{dn}{dt} = \frac{I}{qV} - An - \beta \Gamma AS(n - n_0) - \frac{\nu_s S_a}{Vol} n \tag{5}
$$

where v_s is the surface recombination velocity, S_a is the surface area, and *Vol* is the volume of the cavity.

References

- 1. Miller, D. A. B. Device Requirements for optical interconnects to silicon chips. *Proc. IEEE* **97,** 1166–1185 (2009).
- 2. Stucchi, M., Cosemans, S., Campenhout, J. V., Tőkei, Z. & Beyer, G. On-chip optical interconnects versus electrical interconnects for high-performance applications. *Micro. Eng*. **112,** 84–91 (2013).
- 3. Sun, Y. *et al.* High-Performance CMOS-Compatible Self-Aligned In_{0.53}Ga_{0.47}As MOSFETs with *G*_{MSAT} over 2200 μS/μm at *V*_{DD} = 0.5 *V. IEEE Int. Electron. Dev. Meet.* **2014,** 25.3.1 (2014).
- 4. Chen, H. Z., Ghaffari, A., Wang, H., Morkoç, H. & Yariv, A. Continuous-wave operation of extremely low-threshold GaAs/ AlGaAs broad-area injection lasers on (100) Si substrates at room temperature. *Opt. Lett.* **12,** 812–813 (1987).
- 5. Deppe, D. G., Chand, N., Ziel, V. D. & Zydzik, G. J. Al_xGa_{1-x}As-GaAs vertical-cavity surface-emitting laser grown on Si substrate. *Appl. Phys. Lett*. **56,** 740, (1990).
- 6. Choi, H. K., Wang, C. A. & Karam, N. H. GaAs-based diode lasers on Si with increased lifetime obtained by using strained InGaAs active layer. *Appl. Phys. Lett*. **59,** 2634–2635 (1991).
- 7. Groenert, M. E. *et al.* Monolithic integration of room-temperature cw GaAs/AlGaAs lasers on Si substrates via relaxed graded GeSi buffer layers. *J. Appl. Phys.* **93,** 362–367 (2003).
- 8. Groenert, M. E., Pitera, A. J., Ram, R. J. & Fitzgerald, E. A. Improved room-temperature continuous wave GaAs/AlGaAs and InGaAs/GaAs/AlGaAs lasers fabricated on Si substrates via relaxed graded GexSi1-x buffer layers. *J. Vac. Sci. & Technol. B* **21,** 1064–1068 (2003).
- 9. Khurgin, J. B. & Sun, G. Comparative analysis of spasers, vertical-cavity surface-emitting lasers and surface-plasmon-emitting diodes. *Nat. Photonics* **8,** 468–473 (2014).
- 10. Hill, M. T. & Gather, M. C. Advances in small lasers. *Nat. photonics* **8,** 908–918 (2014).
- 11. Sorger, V. J. *et al.* Nano-optics gets practical: plasmon modulators. *Nat. Nanotechnol*. **10,** 11–15 (2014).
- 12. Ma, R.-M. *et al.* Multiplexed and electrically modulated plasmon laser circuit. *Nano Lett.* **12,** 5396–5402 (2012).
- 13. Fiorenza, J. *et al.* Aspect ratio trapping: a unique technology for integrating Ge and III–Vs with silicon CMOS. *ECS Trans*. **33,** 963–976 (2010).
- 14. Li, J. Z. *et al.* Defect reduction of GaAs epitaxy on Si (001) using selective aspect ratio trapping. *Appl. Phys. Lett.* **91,** 021114 (2007).
- 15. Vlasov, Y. A. Silicon CMOS-integrated nano-photonics for computer and data communications beyond 100G. *IEEE Communications Magazine*, **50,** s67–s72 (2012).
- 16. Wahl, P. *et al.* Energy-per-bit limits in plasmonic integrated photodetectors. *IEEE J. Sel. Topics Quant. Electron*. **19,** 3800210 (2013).
- 17. Tang, L. & Miller, D. A. B. Metallic nanodevices for chip-scale optical interconnects. *J. Nanophotonics*, **3,** 030302 (2009).
- 18. Lau, E. K., Lakhani, A., Tucker, R. S. & Wu, M. C. Enhanced modulation bandwidth of nanocavity light emitting devices. *Opt. Express* **17,** 7790–7799 (2009).
- 19. Chow, C. W., Yeh, C. H., Liu, Y. F. & Liu, Y. Improved modulation speed of LED visible light communication system integrated to main electricity network. *Electron.Lett.* **47,** 867–868 (2011).
- 20. Yablonovitch, E., Bhat, R.; Zah, C. E., Gmitter, T. J. & Koza, M. A. Nearly ideal InP/ln_{0.53}Ga_{0.47}As heterojunction regrowth on chemically prepared $\ln_{0.53}Ga_{0.47}As$ surfaces. *Appl. Phys. Lett.* **60,** 371-373 (1992).
- 21. Passlack, M., Hong, M., Opila, R. L., Mannaerts, J. P. & Kwo J. R. GaAs surface passivation using *in-situ* oxide deposition. *Appl. Surf. Sci*. **104/105,** 441–447 (1996).
- 22. Ding, K. & Ning, C. Z. Fabrication challenges of electrical injection metallic cavity semiconductor nanolasers. *Semicond. Sci. Technol.* **28,** 124002 (2013).
- 23. Adachi, S., Optical properties of $Al_xGa_{1-x}As$ alloys. *Phys. Rev. B* 38, 12345-12352 (1988)
- 24. Ma, R.-M., Oulton, R. F., Sorger, V. J. & Zhang X. Plasmon lasers: coherent light source at molecular scales. *Lasers & Photon. Rev*. **7,** 1–21 (2013).
- 25. Lu, C. Y. *et al.* Metal-cavity surface-emitting microlasers with size reduction: theory and experiment. *IEEE J. Sel. Top. Quantum. Electron.* **19,** 1701809 (2013)
- 26. Genov, D. A., Oulton, R. F., Bartal, G. & Zhang X. Anomalous spectral scaling of light emission rates in low-dimensional metallic nanostructures. *Phys. Rev. B* **83,** 245312 (2011).

Acknowledgement

We thank Jean-Oliver Plouchart, Effendi Leobandung, Tak Ning, Cheng-wei Cheng, Mounir Meghelli, Daniel Kuchta, and Clint Schow from IBM Research for helpful discussions.

Author Contributions

N.L. conceived the idea and initiated the study. The optical and electrical simulation is mainly performed by K.L. and V.J.S. in discussion with N.L. and D.K.S. and N.L. wrote the manuscript, which is reviewed and modified by all authors.

Additional Information

Competing financial interests: The authors declare no competing financial interests.

How to cite this article: Li, N. *et al.* Monolithic III–V on Silicon Plasmonic Nanolaser Structure for Optical Interconnects. *Sci. Rep.* **5**, 14067; doi: 10.1038/srep14067 (2015).

This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>