

Article



# **Core-Shell Dual-Gate Nanowire Charge-Trap Memory for Synaptic Operations for Neuromorphic Applications**

Md. Hasan Raza Ansari 몓, Udaya Mohanan Kannan 몓 and Seongjae Cho \*🕩

Graduate School of IT Convergence Engineering, Gachon University, Seongnam 13120, Korea; hasanrazaadnan@gmail.com (M.H.R.A.); kannan.um@gmail.com (U.M.K.) \* Correspondence: felixcho@gachon.ac.kr; Tel.: +82-31-750-8722

**Abstract:** This work showcases the physical insights of a core-shell dual-gate (CSDG) nanowire transistor as an artificial synaptic device with short/long-term potentiation and long-term depression (LTD) operation. Short-term potentiation (STP) is a temporary potentiation of a neural network, and it can be transformed into long-term potentiation (LTP) through repetitive stimulus. In this work, floating body effects and charge trapping are utilized to show the transition from STP to LTP while de-trapping the holes from the nitride layer shows the LTD operation. Furthermore, linearity and symmetry in conductance are achieved through optimal device design and biases. In a system-level simulation, with CSDG nanowire transistor a recognition accuracy of up to 92.28% is obtained in the Modified National Institute of Standards and Technology (MNIST) pattern recognition task. Complementary metal-oxide-semiconductor (CMOS) compatibility and high recognition accuracy makes the CSDG nanowire transistor a promising candidate for the implementation of neuromorphic hardware.

**Keywords:** short-term potentiation (STP); long-term potentiation (LTP); charge-trap synaptic transistor; band-to-band tunneling; pattern recognition; neural network; neuromorphic system

## 1. Introduction

Modern day computer architectures suffer from the Von Neumann bottleneck where the separation of memory and processing units impose a fundamental limit on the maximum achievable processing speeds. In addition, the high levels of energy consumption in the conventional computing architecture are a major drawback especially for data intensive applications like big data analytics, machine learning etc. The human brain on the other hand has a highly energy efficient design where the storage and processing are carried out locally using a hugely parallel network of neurons and synapses [1,2]. Neuromorphic systems are gaining research attention due to their potential to design computer chips that can mimic the human brain in merging memory and processing [1,2]. The brain functions (observation, reorganization, learning, and memorization) are performed by neurons (computing elements) and synapses (memory elements) [1,2]. In the neuromorphic system, an artificial synaptic device plays a key role in linking the artificial neurons and modulating the connection strength (synaptic weight) between neurons [3-15]. In order to realize brain-like computing, different types of artificial synaptic devices have been proposed for artificial intelligence applications [3–22]. The major applications for these artificial synaptic transistors are neuromorphic in-memory computing chip, artificial sensory perception, humanoid robotics, memorize, and recognize massive and unstructured data through parallel and power-efficient ways [3–22]. Charge tapping/de-trapping based artificial synapse are favorable for in-memory computing applications due to their stable analogue conductance state and nonvolatile characteristic [12].

Among these electronic artificial synapses, two terminal non-volatile memory devices such as resistive random access memory (RRAM) and phase change memory (PCM) are strong candidates due to their small form factor [5,6,21,22]. However, due to variability and reliability issues in these devices, the recognition rate undergoes fast degradation.



Citation: Ansari, M..H.R.; Kannan, U.M.; Cho, S. Core-Shell Dual-Gate Nanowire Charge-Trap Memory for Synaptic Operations for Neuromorphic Applications. *Nanomaterials* **2021**, *11*, 1773. https:// doi.org/10.3390/nano11071773

Academic Editor: Francisco Javier García Ruiz

Received: 1 June 2021 Accepted: 6 July 2021 Published: 7 July 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). These issues can be resolved with synaptic devices based on complementary metal-oxidesemiconductor (CMOS) field-effect transistors (FET) [15–20]. These FET-based electronic synaptic devices operate with a charge trap layer, which is an attractive candidate with many advantages, (i) low synaptic current; (ii) good reliability; (iii) high integration density; (iv) a large conductance window; and (v) process compatibility with CMOS [15–20]. These FET-type devices show the feasibility of artificial synapse but may have difficulties in scaling due to short channel effect and band-to-band tunneling in nanoscale regime. These effects degrade the performance of a synaptic transistor and reduces state retention. These issues can be resolved with multigate transistors [23]. Among these transistors, gate all around (GAA) transistor shows the better performance due better controllability over the gate [23,24]. Recently, a novel GAA transistor utilizing a nanotube with a core gate has been proposed to improve the gate controllability and enhance the device performances with same effective silicon film thickness [24–28] and also deal with better scaling over the nanowires [24,25].

Therefore, in this work, we emulate biological synaptic properties such as short-term potentiation (STP), long-term potentiation (LTP), and long-term depression (LTD) in an artificial synaptic device with a novel core-shell gate all around transistor. In neuromorphic systems, STP plays a key role in learning mechanism of the human brain [1,2]. STP is observed due to floating body effect (non-volatile characteristic) and LTP and LTD is observed due to trapping and detrapping of the holes from the nitride layer (volatile characteristic). In order to evaluate the inference capabilities of the proposed synaptic device, the weights (conductance values) extracted from the LTP/LTD characteristics of the device are utilized for pattern recognition using a simulated artificial neural network. The designed neural network recorded a high degree of recognition accuracy of 92.28% for the synaptic device.

#### 2. Device Design Strategies and Models Calibration

Figure 1a–c show the schematic representation of the core-shell dual-gate (CSDG) nanowire transistor in 3D and biological synapse, 2D and top view, respectively. The simulated device dimensions and parameters are optimized and illustrated in Table 1. The device consists of two gates (core (inner) and shell (outer) gate) in gate all around or surrounded gate manner, which helps to accumulate the carriers from the silicon film and makes the deeper potential well for charge storage [24–28]. The dual gate in the device increases the gate controllability and shows better scalability [24–28]. In this work, core gate with thinner oxide (SiO<sub>2</sub> of 2 nm), which is responsible for the floating body effect for STP while thicker oxide (SiO<sub>2</sub> of 6 nm/nitride of 4 nm/SiO<sub>2</sub> of 2 nm (O/N/O)) is utilized for charge trapping to show LTP and LTD operations [17]. The device is simulated with the Silvaco ATLAS (Santa Clara, CA, USA) simulation tool with calibrated models. The physical simulation models are calibrated with experimental transfer characteristics of gate all around and double gate inversion mode transistor as shown in Figure 2a,b, respectively.

Table 1. Device specification for CSDG device as synapse.

<b>Device Parameters</b>	Values
Gate length $(L_g)$	100 nm–50 nm
Silicon core channel radius $(T_{Si})$	20 nm
Tunneling oxide thickness $(T_{\text{TOX}})$	2 nm (SiO <sub>2</sub> )
Nitride layer thickness $(T_{NOX})$	4 nm (Si <sub>3</sub> N <sub>4</sub> )
Blocking oxide thickness ( $T_{BOX}$ )	6 nm (SiO <sub>2</sub> )
Oxide thickness $(T_{OX})$	2 nm (SiO <sub>2</sub> )
Core-gate workfunction ( $\phi_{m,Core}$ )	4.6 eV
Shell-gate workfunction ( $\phi_{m,Shell}$ )	4.8 eV
Channel doping $(N_A)$	$10^{15}  {\rm cm}^{-3}$
Source/drain doping (N <sub>D</sub> )	$10^{20} \text{ cm}^{-3}$



**Figure 1.** (a) Schematic representation of biological synapse and 3D illustration of core-shell dual-gate (CSDG) nanowire transistor. Schematic representation in (b) 2D and (c) top view of CSDG nanowire transistor for artificial synapse device.



**Figure 2.** Comparison of simulated transfer characteristic with experimental (**a**) double-gate inversion mode [29] and (**b**) nanowire transistor [30].

Synaptic transistor operations (STP, LTP, and LTD) are based on charge generation, recombination, trapping, and detrapping of charge from the device [15–17]. In order to

generate the charge in the device, non-local band-to-band-tunneling (BTBT) and impact ionization models are incorporated while for trapping and detrapping the charge from the nitride layer, a macro model (DYNASONOS) is embedded in the simulation, along with hot carrier injection, Fowler–Nordheim (F–N) tunneling, and Poole–Frenkel emission models have also been activated. Other physical models are also incorporated such as the Fermi–Dirac statistics model, concentration-dependent, Shockley–Read–Hall generation, and recombination model, Auger recombination model, density gradient quantum effect, bandgap narrowing model, concentration and temperature-dependent carrier lifetime model, Lombardi's mobility model.

## 3. Results and Discussion

Thanks to core-shell dual gate nanowire transistor, which creates a deeper potential well for charge storage and enhances the retention characteristic of a capacitorless dynamic random access memory (1T DRAM) cell [31]. In this work, the biasing and timing schemes are optimized to achieve STP, LTP, and LTD in the device and mimic the core-shell dual gate transistor as an electronic synapse. The working principle of the device as synapse is based on floating body effect and charge trapping and de-trapping from the nitride layer [15–17,32,33]. These operations are based on band-to-band-tunneling, impact ionization, hot carrier injection, and F–N tunneling in the device [15–17,19,32,33]. In this work, program operation is based on the BTBT mechanism due to its low power consumption and better reliability issue. In order to achieve the transition from STP to LTP at  $\geq$  10th pulse, core-gate voltage is optimized with fixed drain voltage of 1.4 V and shell gate voltage of -1.0 V. Achieving STP in the device not only shows the capability for both STP and LTP, but also consumes lower voltage for LTP operation [19]. The reason for the optimization of the core-gate voltage is that band-to-band-tunneling in the device takes place near the channel and drain due to thinner oxide for core-gate. Figure 3a,b show the transfer characteristics of the device with independent gate operation, respectively. It is clearly observed from Figure 3a (drain current-core-gate voltage) that at lower gate voltage, drain current is increasing due to tunnelling between channel and drain compared to Figure 3b (drain current-shell-gate voltage).



**Figure 3.** Dual-gate operations of the synaptic memory device. Transfer characteristics at  $V_{\text{DS}} = 0.1 \text{ V}$  and 1 V. (a)  $I_{\text{D}}$ - $V_{\text{GS,core}}$  curves at  $V_{\text{GS,shell}} = 0 \text{ V}$ . (b)  $I_{\text{D}}$ - $V_{\text{GS,shell}}$  curves at  $V_{\text{GS,core}} = 0 \text{ V}$ .  $L_{\text{g}} = 100 \text{ nm}$  and  $T_{\text{Si}} = 20 \text{ nm}$ .

Figure 4a shows the voltage waveform during potentiation operation to find the optimized bias with fixed drain and shell gate voltage. A repetitive pulse with pulse and interval width of 2  $\mu$ s are applied to mimic the device as synapse and shows the transformation from STP to LTP through trapping the charge in the nitride layer. To achieve efficient neuromorphic computational functions, 35 consecutive pulses are applied

to stimulate potentiation and, then 35 pulses for depression. Figure 4b,c show the variation of electric field (E field) and energy band diagram, respectively, with different core-gate voltages (-0.1 V, -0.2 V, and -0.3 V). The E field and energy band diagram extracted 1 nm below core gate oxide. CB and VB indicate the conduction and valence band energies. Figure 4b,c reveal that increase in core-gate voltage (in negative magnitude) increases the E field and reduces the tunneling width between the core-gate and drain junctions, which helps to enhance the tunneling in the device and generates more electron hole pairs. The generated holes are stored in the lower potential region, and furthermore, these stored holes trigger the impact ionization in the device and start trapping the holes in the nitride layer. In Figure 4c, the barrier between source and channel is lower for  $V_{GS,core}$ of -0.3 V compared to lower gate bias. This confirms that the stored holes contribute positive potential and trigger impact ionization in the device and achieves transition at lower pulse as shown in Figure 4d. Figure 4d shows the variation of trapped charge in the nitride layer during potentiation pulse. Similarly, in the case of LTD, shell gate voltage plays a crucial role to de-trap the holes from the nitride layer. Figure 5a shows the voltage waveform during the depression operation to de-trap the charge. Figure 5b shows the energy band diagram of the device during depression operation with different shell gate voltage. Increase in shell gate voltage increases the F–N tunneling probability in the device and starts de-trapping the trapped charges from the nitride layer as shown in Figure 5c.



**Figure 4.** Potentiation operation. (a) voltage waveform during potentiation operation. Variation of (b) electric field (E filed) and (c) energy band diagram with core-gate voltage along the y-direction. (d) Variation of trapped charge for different  $V_{\text{GS,core}}$ . E field and energy band diagram are extracted 1 nm below of the core gate oxide.



**Figure 5.** Depression. (a) voltage waveform during depression operation. Variation of (b) energy band diagram with core-gate voltage along the *x*-direction. (c) variation of trapped charge for different  $V_{\text{GS,shell}}$ .

Figure 6a,b show the transient analysis and trapped charge in the nitride layer of the device during potentiation and depression operation, respectively. During potentiation, a repetitive pulse start trapping the holes in the nitride layer due to hot hole injection and F-N tunnelling at lower bias, which shows the transformation from STP to LTP at the 10th pulse. At the 10th pulse, a sharp transition is observed in the drain current and nitride layer, which confirms that the device is in LTP state. Figure 7a–d show the contour plots of impact ionization rate in the device and charge trapped in the nitride layer during potentiation operation at different pulses (1st pulse, 5th pulse, 10th pulse, and 20th pulse). Initially (1st pulse) for STP, the BTBT mechanism is utilized to generate the holes in the device by applying drain voltage ( $V_{\text{DS}}$ ) = 1.4 V, core gate voltage ( $V_{\text{CS,core}}$ ) = -0.2, and shell gate voltage ( $V_{\text{CS,shell}}$ ) = -1.0 V. The generated holes are accumulated at a lower potential region and electrons start drifting towards the drain side. Further, on increasing the number of repetitive pulses, electrons obtain sufficient energy to trigger the impact ionization in the device and generates more number of electrons-holes pairs in the device. At the 10th pulse, the generated holes get sufficient energy to get trapped in the nitride layer due to F–N tunneling even at lower bias. At the 20th pulse, it can be observed that impact ionization rate is constant while trapped charge in the nitride layer is increasing with increase in pulse. This confirms that after the 10th pulse, generated holes with the energy at the Fermi-Dirac distribution tail have higher probabilities of injection into nitride layer due to hot hole injection. De-trapping the holes from the nitride layer is performed through F–N tunnelling. LTD operation is performed by applying a lower drain bias,  $V_{\text{DS}}$  = 0.3 V,  $V_{\text{GS,core}}$  = -0.6, and higher  $V_{\text{GS,shell}}$  = 4.0 V.



**Figure 6.** Transient analysis and trapped charges in the nitride layer during (**a**) potentiation and (**b**) depression. A sharp transition in current and trapped charges in the transient analysis of potentiation shows the transformation from short-term potentiation (STP) to long-term potentiation (LTP).



**Figure 7.** Contour plots of Impact Ionization and charge trapped in the nitride layer during potentiation at (**a**) 1st, (**b**) 5th, (**c**) 10th, and (**d**) 20th pulse.

The transformation from STP to LTP can also be observed from the transfer characteristics (Figure 8a,b) and transient analysis (Figure 8c,d) of the device during inference (read) operation. Inference in the biological brain is analogous to the read operation in an artificial synaptic transistor. To avoid the disturbance and for non-destructive read a lower bias is applied. Figure 8a,b show the drain current—shell gate voltage curve at  $V_{\text{DS}} = V_{\text{GS,core}} = 0.1$  V for different pulses of potentiation and depression, respectively. In the case of potentiation operation, as shown in Figure 8a the transfer characteristics of the device are unchanged during STP states (from 0 to 9th pulse) while from the 10th pulse (LTP), threshold voltage ( $V_{\text{TH}}$ ) is decreasing with increase in pulse due to increase in trapped charge in the nitride layer (Figures 4d and 6a).



**Figure 8.** Transfer characteristics of the device during inference (read) operation for (**a**) potentiation (**b**) depression at different pulses. Transient analysis during read operation for (**c**) potentiation (**d**) depression at different pulses. Variation in conduction band (CB) during inference operation for different (**e**) potentiation and (**f**) depression pulses.

The trapped charges in the nitride layer lower the  $V_{\rm TH}$  due to the increase in channel potential (lower the barrier for electron), and hence increases the drain current (higher weight) with increase in pulse. Figure 8e,f show the CB energy diagram during inference operation for different potentiation and depression pulses, respectively. Conduction band energies are extracted at below 1 nm of oxide/nitride/oxide (O/N/O) at  $V_{\rm DS} = V_{\rm GS,core} = V_{\rm GS,shell} = 0.1$  V. The same is sensed from Figure 8c for STP that drain current increases for a short time and start decreasing (forgetting) due to recombination of carriers during interval in the device, and thus approaches to the initial level (no pulse (device is at equilibrium condition)). For LTP (from the 10th pulse), current is higher than the STP current and retained up to  $10^4$  s due to trapped holes in the nitride layer, which helps to increase the channel potential during inference operation. These results (Figure 8a,c) confirm that this CSDG nanowire transistor is capable of both STP and LTP functions. In the case of LTD, the reverse process is observed, increase in repetitive pulse reduces the channel potential (increases the barrier as shown in Figure 8f) of the device due to de-trapping the holes from the nitride layer (Figures 5c and 6b), and hence increases the threshold voltage (lower weight) of the device as shown in Figure 8c. The same is illustrated in Figure 8d, increase in pulse reduces the current due to recombination of the carriers in the device, and thus current approaches to the initial state with increasing pulse.

Figure 9a shows the conduction band (CB) diagram at zero bias condition for different gate length (100 nm, 75 nm, and 50 nm). Reduction in gate length reduces the storage area for floating based memory, which reduces the retention time [34–39]. The operation of this synaptic transistor is based on the floating body effect, and charge trapping/detrapping from the nitride layer. Thus, reduction in gate length reduces the minimum required potentiation pulses by which STP-to-LTP transit occurs as a function of gate length. Downscaling of gate length increases the electric field between the channel and source/drain junctions, which increases the tunneling in the device, and thus, minimum number of pulses are required for the STP-to-LTP transition decreases as shown in Figure 9b. As we scale down the device dimensions, the potentiation behaviour of the device remains the same except for the reduction in pulse number required for STP to LTP transition. Figure 10a shows the variation of conductance (weight) value of LTP and LTD operations with different pulses, respectively. In inset of Figure 10a shows the conductance value in logarithmic scale. From Figure 6b, it is evident that the conductance value for LTP operation is relatively linear compared to the LTD state because the charge trapped in the nitride layer is increasing logarithmically with an increase in the number of pulses (Figures 4d and 6a). In the case of LTD operation, conductance value is estimated with different shell gate voltage ( $V_{GS,shell}$  of 3.0, 4.0, and 4.5 V). This shows that for shell gate voltage of 4.5 V, more number of holes are de-trapped from the nitride layer, and thus reduces the conductance value abruptly. For shell gate voltage of 4.0 V, the conductance is linear compared to 3.0 and 4.5 V because the amount holes de-trapped rate from the nitride layer is lower. Although an increase in  $V_{\text{GS,shell}} > 4.5$  V (increasing the F–N tunneling probability), increases the memory window during depression but degrades the conductance value abruptly. In the same way, the LTP weight can also be modulated, and it is more prominent by core gate voltage ( $V_{GS,core}$ ) because the tunneling is govern by ( $V_{GS,core}$ ). Thus, to obtain the linear conductance value, voltages during operations (potentiation, depression, and inference) need to be optimized. The linearity in the conductance of the LTP and LTD curves affects the inference accuracy of the neural network because it is related to the degree of the synaptic weight change.



**Figure 9.** Downscaling of gate length. (a) Variation of CB energy. (b) number of pulses required for the transformation from STP to LTP. CB and VB indicate conduction and valence band, respectively.



**Figure 10.** (a)Variation in conductance value for Long term potentiation (LTP) and Long-term depression (LTD) characteristics of the CSDG device (b) schematic of the single layer neural network with the CSDG transistor as the synapse for Modified National Institute of Standards and Technology (MNIST) digit recognition. Digit recognition accuracy (%) as a function of the number of training epochs at three distinct depression voltages of the synaptic device for (c)  $28 \times 28$  and (d)  $16 \times 16$  MNIST dataset. Inset of (c,d) shows the MNIST image of digit "3" in  $28 \times 28$  and  $16 \times 16$  resolutions, respectively.

Finally, to investigate the learning and inference capabilities of the proposed synaptic device for hardware-based neural networks (HNN), we have simulated a single layer neural network (NN) [40] consisting of one input layer and one output layer as shown in Figure 10b. The synaptic weights (conductance values) obtained from the Potentiation/Depression data in Figure 10a was used for off-chip training of the NN. The designed NN was used to classify image data from a Modified National Institute of Standards and Technology (MNIST) dataset which consists of 60,000 training images and 10,000 test images of handwritten digits from "0" to "9". All the images are in grayscale format with a resolution of 28 × 28 pixels. The normalized pixel intensities in the interval [0,1] are linearized to form a column matrix with 784 elements which is then fed to the input of the NN. The input values ( $x_i$ ) undergo vector matrix multiplication [27] with the corresponding weight values ( $w_{ij}$ ) and is summed up to form  $\sum_{i,j} w_{ij}x_i$  at each of the output neurons. *i* and

*j* denote the number of input nodes and output nodes, respectively. The output at each of these neurons is then transformed using a rectified linear unit (ReLU) activation function. The output neuron with the highest probability for a particular input image is considered as the corresponding prediction from the NN. In the present work, we have also trained the NN using a 16  $\times$  16 downscaled version of the MNIST dataset, so that the effective number of input nodes is reduced to 256. Figure 10c,d shows the variation of accuracy of digit recognition with the number of epochs for the  $28 \times 28$  MNIST dataset using randomly initialized weight distribution (software-based) and device weights extracted for 3 distinct values of depression voltages (V<sub>GS,shell</sub>) i.e., 3.0 V, 4.0 V and 4.5 V. The final accuracy of digit recognition for the weight update from devices with  $V_{\text{GS,shell}}$  = 3.0 V, 4.0 V and 4.5 V after 1000 epochs was 91.88%, 91.91% and 92.28% respectively which is very close to the ideal software based NN accuracy of 92.36%. This high accuracy in image recognition reveals that the proposed synaptic device is highly suited for neuromorphic inference applications. Similarly,  $16 \times 16$  MNIST images were used for the devices with  $V_{\text{GS,shell}} = 3.0 \text{ V}$ , 4.0 Vand 4.5 V yielding an accuracy of 89.94%, 89.65% and 90.17% respectively. In comparison to the software-based recognition accuracy of 92.25%, there is only a marginal drop in accuracy for these devices, which indicates the high reproducibility of our synaptic devices for inference applications requiring reduced input data.

#### 4. Conclusions

In this work, we have simulated a novel core-shell dual gate nanowire transistor as an artificial synaptic transistor with calibrated simulation models. The dual gate helps to achieve a deeper potential well for charge retention of the device. The analysis highlights that the combination of floating body effect and charge trapped in the nitride achieves short-term potentiation and long-term potentiation and depression. The results of the CSDG nanowire indicate the following.

- 1. Transformation from STP to LTP occurs at the 10th pulse and it can be modulated through core gate voltage ( $V_{GS,core}$ ) because the tunneling is governed through  $V_{GS,core}$ .
- 2. The trade-off between change in threshold voltage, and linearity in, conductance is observed during depression operation.
- 3. We can investigate the learning and inference capabilities of the proposed synaptic device for hardware based neural networks (HNN).
- 4. A reliable and consistent digit recognition accuracy of 92.28% is achieved by a single layer neural network on the MNIST dataset.

Furthermore, the analysis highlights the feasibility of the proposed synaptic device for inference applications pertinent to neuromorphic computing.

**Author Contributions:** Design and optimization of the synaptic device structure, validation of the synaptic operation schemes by device simulation, and preparation of the manuscript draft, M.H.R.A.; design of the artificial neural network based on the proposed synaptic transistor array, evaluation

of the system accuracy, and preparation of the manuscript draft, U.M.K.; conception of the device structure and operation schemes, orientation of the directions of this research, organization of the workflow managing the overall research projects, and preparation of the final manuscript, S.C. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (MSIT) (No. 2016M3A7B4910348, Nano · Material Technology Development Program, 50%) and was partly supported by Institute of Information & Communications Technology Planning & Evaluation (IITP) grant funded by the Korean government (MSIT) (No. 2020-0-01294, Development of IoT based edge computing ultra-low power artificial intelligent processor, 50%).

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

Conflicts of Interest: The authors declare no conflict of interest.

### References

- Kuzum, D.; Yu, S.; Philip Wong, H.-S. Synaptic electronics: Materials, devices and applications. *Nanotechnology* 2013, 24, 38200. [CrossRef] [PubMed]
- 2. Indiveri, G.; Liu, S.-C. Memory and Information Processing in Neuromorphic Systems. Proc. IEEE 2015, 103, 1379–1397. [CrossRef]
- 3. Kim, S.; Yoon, J.; Kim, H.-D.; Choi, S.-J. Carbon Nanotube Synaptic Transistor Network for Pattern Recognition. *ACS Appl. Mater. Interfaces* **2015**, *7*, 25479–25486. [CrossRef] [PubMed]
- 4. Tang, B.; Hussain, S.; Xu, R.; Cheng, Z.; Liao, J.; Chen, Q. Novel Type of Synaptic Transistors Based on a Ferroelectric Semiconductor Channel. ACS Appl. Mater. Interfaces **2020**, 12, 24920–24928. [CrossRef]
- Ambrogio, S.; Ciocchini, N.; Laudato, M.; Milo, V.; Pirovano, A.; Fantini, P.; Ielmini, D. Unsupervised Learning by Spike Timing Dependent Plasticity in Phase Change Memory (PCM) Synapses. *Front. Neurosci.* 2016, 10, 1–12. [CrossRef] [PubMed]
- 6. Burr, G.W.; Shelby, R.M.; Sebastian, A.; Kim, S.; Kim, S.; Sidler, S.; Virwani, K.; Ishii, M.; Narayanan, P.; Fumarola, A.; et al. Neuromorphic computing using non-volatile memory. *Adv. Phys. X* **2017**, *2*, 89–124. [CrossRef]
- Kang, D.; Jang, J.T.; Park, S.; Ansari, M.H.R.; Bae, J.-H.; Choi, S.-J.; Kim, D.M.; Kim, C.; Cho, S.; Kim, D.H. Threshold-Variation-Tolerant Coupling-Gate α-IGZO Synaptic Transistor for More Reliably Controllable Hardware Neuromorphic System. *IEEE Access* 2021, *9*, 59345–59352. [CrossRef]
- 8. Sun, B.; Guo, T.; Zhou, G.; Ranjan, S.; Jiao, Y.; Wei, L.; Zhou, Y.N.; Wu, Y.A. Synaptic devices based neuromorphic computing applications in artificial intelligence. *Mater. Today Phys.* **2021**, *18*, 100393. [CrossRef]
- 9. Ryu, J.-H.; Kim, B.; Hussain, F.; Ismail, M.; Mahata, C.; Oh, T.; Imran, M.; Min, K.K.; Kim, T.-H.; Yang, B.-D.; et al. Zinc Tin Oxide Synaptic Device for Neuromorphic Engineering. *IEEE Access* 2020, *8*, 130678–130686. [CrossRef]
- Lee, D.K.; Kim, M.-H.; Bang, S.; Kim, T.-H.; Choi, Y.-J.; Kim, S.; Cho, S.; Park, B.-G. HfOx-based nano-wedge structured resistive switching memory device operating at sub- μ A current for neuromorphic computing application. *Semicond. Sci. Technol.* 2020, 35, 055002. [CrossRef]
- 11. Kim, M.-H.; Cho, S.; Park, B.-G. Nanoscale wedge resistive-switching synaptic device and experimental verification of vectormatrix multiplication for hardware neuromorphic application. *Jpn. J. Appl. Phys.* **2021**, *60*, 050905. [CrossRef]
- 12. Cho, S.W.; Kwon, S.M.; Kim, Y.-H.; Park, S.K. Recent Progress in Transistor-Based Optoelectronic Synapses: From Neuromorphic Computing to Artificial Sensory System. *Adv. Intell. Syst.* **2021**, 2000162, 2000162. [CrossRef]
- 13. Sun, B.; Ranjan, S.; Zhou, G.; Guo, T.; Du, C.; Wei, L.; Zhou, Y.N.; Wu, Y.A. A True Random Number Generator Based on Ionic Liquid Modulated Memristors. *ACS Appl. Electron. Mater.* **2021**, *3*, 2380–2388. [CrossRef]
- 14. Kim, D.; Jang, J.T.; Yu, E.; Park, J.; Min, J.; Kim, D.M.; Choi, S.J.; Mo, H.S.; Cho, S.; Roy, K.; et al. Pd/IGZO/p+-Si Synaptic Device with Self-Graded Oxygen Concentrations for Highly Linear Weight Adjustability and Improved Energy Efficiency. *ACS Appl. Electron. Mater.* **2020**, *2*, 2390–2397. [CrossRef]
- 15. Kim, H.; Hwang, S.; Park, J.; Park, B.G. Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system. *Nanotechnology* **2017**, *28*. [CrossRef] [PubMed]
- 16. Yu, E.; Cho, S.; Park, B.-G. A Silicon-Compatible Synaptic Transistor Capable of Multiple Synaptic Weights toward Energy-Efficient Neuromorphic Systems. *Electronics* **2019**, *8*, 1102. [CrossRef]
- 17. Kim, H.; Park, J.; Kwon, M.-W.; Lee, J.-H.; Park, B.-G. Silicon-Based Floating-Body Synaptic Transistor With Frequency-Dependent Short- and Long-Term Memories. *IEEE Electron Device Lett.* **2016**, *37*, 249–252. [CrossRef]
- 18. Yu, R.; Li, E.; Wu, X.; Yan, Y.; He, W.; He, L.; Chen, J.; Chen, H.; Guo, T. Electret-Based Organic Synaptic Transistor for Neuromorphic Computing. *ACS Appl. Mater. Interfaces* **2020**, *12*, 15446–15455. [CrossRef]
- 19. Yu, E.; Cho, S.; Roy, K.; Park, B.G. A Quantum-Well Charge-Trap Synaptic Transistor with Highly Linear Weight Tunability. *IEEE J. Electron Devices Soc.* 2020, *8*, 834–840. [CrossRef]
- 20. Seo, Y.-T.; Lee, M.-S.; Kim, C.-H.; Woo, S.Y.; Bae, J.-H.; Park, B.-G.; Lee, J.-H. Si-Based FET-Type Synaptic Device with Short-Term and Long-Term Plasticity Using High-κ Gate-Stack. *IEEE Trans. Electron Devices* **2019**, *66*, 917–923. [CrossRef]

- 21. Moon, K.; Lim, S.; Park, J.; Sung, C.; Oh, S.; Woo, J.; Lee, J.; Hwang, H. RRAM-based synapse devices for neuromorphic systems. *Faraday Discuss.* **2019**, 213, 421–451. [CrossRef]
- 22. Ielmini, D. Brain-inspired computing with resistive switching memory (RRAM): Devices, synapses and neural networks. *Microelectron. Eng.* **2018**, *190*, 44–53. [CrossRef]
- 23. Ferain, I.; Colinge, C.A.; Colinge, J.P. Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature* 2011, 479, 310–316. [CrossRef] [PubMed]
- Fahad, H.M.; Smith, C.E.; Rojas, J.P.; Hussain, M.M. Silicon Nanotube Field Effect Transistor with Core–Shell Gate Stacks for Enhanced High-Performance Operation and Area Scaling Benefits. *Nano Lett.* 2011, 11, 4393–4399. [CrossRef] [PubMed]
- 25. Fahad, H.M.; Hussain, M.M. Are Nanotube Architectures More Advantageous Than Nanowire Architectures For Field Effect Transistors? *Sci. Rep.* **2012**, *2*, 475. [CrossRef] [PubMed]
- Sahay, S.; Kumar, M.J. Nanotube Junctionless FET: Proposal, Design, and Investigation. *IEEE Trans. Electron Devices* 2017, 64, 1851–1856. [CrossRef]
- 27. Tekleab, D. Device Performance of Silicon Nanotube Field Effect Transistor. IEEE Electron Device Lett. 2014, 35, 506–508. [CrossRef]
- 28. Musalgaonkar, G.; Sahay, S.; Saxena, R.S.; Kumar, M.J. Nanotube Tunneling FET With a Core Source for Ultrasteep Subthreshold Swing: A Simulation Study. *IEEE Trans. Electron Devices* **2019**, *66*, 4425–4432. [CrossRef]
- 29. Vinet, M.; Poiroux, T.; Widiez, J.; Lolivier, J.; Previtali, B.; Vizioz, C.; Guillaumot, B.; Le Tiec, Y.; Besson, P.; Biasse, B.; et al. Bonded planar double-metal-gate NMOS transistors down to 10 nm. *IEEE Electron Device Lett.* **2005**, *26*, 317–319. [CrossRef]
- Choi, S.-J.; Moon, D.-I.; Kim, S.; Duarte, J.P.; Choi, Y.-K. Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors. *IEEE Electron Device Lett.* 2011, 32, 125–127. [CrossRef]
- Ansari, M.H.R.; Kim, D.; Cho, S.; Lee, J.-H.; Park, B.-G. Core-Shell Dual-Gate Nanowire Synaptic Transistor with Short/Long-Term Plasticity. In Proceedings of the 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Chengdu, China, 8–11 April 2021; pp. 1–3.
- 32. Navlakha, N.; Lin, J.-T.; Kranti, A. Retention and Scalability Perspective of Sub-100-nm Double Gate Tunnel FET DRAM. *IEEE Trans. Electron Devices* 2017, 64, 1561–1567. [CrossRef]
- Ansari, M.H.R.; Cho, S. Performance Improvement of 1T DRAM by Raised Source and Drain Engineering. IEEE Trans. Electron Devices 2021, 68, 1577–1584. [CrossRef]
- Yoshida, E.; Tanaka, T. A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory. *IEEE Trans. Electron Devices* 2006, 53, 692–697. [CrossRef]
- 35. Ansari, M.H.R.; Navlakha, N.; Lin, J.T.; Kranti, A. Doping Dependent Assessment of Accumulation Mode and Junctionless FET for 1T DRAM. *IEEE Trans. Electron Devices* **2018**, *65*, 1205–1210. [CrossRef]
- 36. Yu, E.; Cho, S.; Shin, H.; Park, B.-G. A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency. *IEEE Electron Device Lett.* **2019**, *40*, 562–565. [CrossRef]
- Han, D.C.; Jang, D.J.; Lee, J.Y.; Cho, S.; Cho, I.H. Investigation of Modified 1T DRAM with Twin Gate Tunneling Field Effect Transistor for Improved Retention Characteristics. J. Semicond. Technol. Sci. 2020, 20, 145–150. [CrossRef]
- Yu, E.; Kim, Y.; Lee, J.; Cho, Y.; Lee, W.J.; Cho, S. Processing and Characterization of Ultra-thin Poly-crystalline Silicon for Memory and Logic Application. J. Semicond. Technol. Sci. 2018, 18, 172–179. [CrossRef]
- 39. Ha, J.; Lee, J.Y.; Kim, M.; Cho, S.; Cho, I.H. Investigation and Optimization of Double-gate MPI 1T DRAM with Gate-induced Drain Leakage Operation. *J. Semicond. Technol. Sci.* 2019, *19*, 165–171. [CrossRef]
- 40. Martí, D.; Rigotti, M.; Seok, M.; Fusi, S. Energy-Efficient Neuromorphic Classifiers. Neural Comput. 2016, 28, 2011–2044. [CrossRef]