

Article

Drain Current Stress-Induced Instability in Amorphous InGaZnO Thin-Film Transistors with Different Active Layer Thicknesses

Dapeng Wang ^{1,*}, Wenjing Zhao ¹, Hua Li ¹ and Mamoru Furuta ^{2,3,*}

- ¹ Key Laboratory of Applied Surface and Colloid Chemistry, Ministry of Education, Shaanxi Key Laboratory for Advanced Energy Devices, Shaanxi Engineering Lab for Advanced Energy Technology, School of Materials Science and Engineering, Shaanxi Normal University, Xi'an 710119, China; wenjingz@snnu.edu.cn (W.Z.); lihua0405@snnu.edu.cn (H.L.)
- ² School of Environmental Science and Engineering, Kochi University of Technology, Kami, Kochi 782-8502, Japan
- ³ Center for Nanotechnology in Research Institute, Kochi University of Technology, Kami, Kochi 782-8502, Japan
- * Correspondence: dpwang@snnu.edu.cn (D.W.); furuta.mamoru@kochi-tech.ac.jp (M.F.)

Received: 21 February 2018; Accepted: 2 April 2018; Published: 5 April 2018



Abstract: In this study, the initial electrical properties, positive gate bias stress (PBS), and drain current stress (DCS)-induced instabilities of amorphous indium gallium zinc oxide (a-IGZO) thin-film transistors (TFTs) with various active layer thicknesses (T_{IGZO}) are investigated. As the T_{IGZO} increased, the turn-on voltage (V_{on}) decreased, while the subthreshold swing slightly increased. Furthermore, the mobility of over 13 cm²·V⁻¹·s⁻¹ and the negligible hysteresis of ~0.5 V are obtained in all of the a-IGZO TFTs, regardless of the T_{IGZO} . The PBS results exhibit that the V_{on} shift is aggravated as the T_{IGZO} decreases. In addition, the DCS-induced instability in the a-IGZO TFTs with various T_{IGZO} values is revealed using current–voltage and capacitance–voltage (C–V) measurements. An anomalous hump phenomenon is only observed in the off state of the gate-to-source (C_{gs}) curve for all of the a-IGZO TFTs. This is due to the impact ionization that occurs near the drain side of the channel and the generated holes that flow towards the source side along the back-channel interface under the lateral electric field, which cause a lowered potential barrier near the source side. As the T_{IGZO} value increased, the hump in the off state of the C_{gs} curve was gradually weakened.

Keywords: drain current stress; instability; InGaZnO; thin-film transistors; active layer thickness

1. Introduction

Recently, amorphous indium gallium zinc oxide (a-IGZO), as a representative of an amorphous metal oxide-based semiconductor, has been widely investigated for use in the active layer of thin-film transistors (TFTs) due to its high electron mobility, good transparency in visible light, chemical and thermal stability, low temperature processing, and smooth surface [1–4]. The a-IGZO TFT with excellent electrical properties, such as high mobility (μ) of over 10 cm²·V⁻¹·s⁻¹ and low values of subthreshold swing, has become one of the research hotspots for the advanced display application in next-generation active-matrix liquid crystal displays (AM-LCDs) and active-matrix organic light-emitting diodes (AM-OLEDs) [5–8]. Hitherto, AM-OLEDs driven by the a-IGZO TFTs involve two or three transistors and one capacitor current-biased voltage-programmed pixel circuit. Therefore, the stability of the a-IGZO TFTs under long-term current-bias is a critical issue for these circuits in AM-OLEDs. However, the a-IGZO TFTs inevitably suffer gate and drain bias stresses during practical operation conditions, leading to device instability and hindering their development



for high- μ oxide TFTs.

for commercial products [9,10]. Fujii et al. [11] have investigated the increase in internal temperature of the IGZO TFTs when the device was operated in the saturation region. Choi et al. [12] have reported that the electron-hole pair generation by impact ionization near the drain side contributed to the negative shift of the threshold voltage of IGZO TFTs with wide channel width under a high gate and drain bias stress. Valdinoci et al. [13] have reported that the electron-hole pair generation by impact ionization near the drain side contributed to the electron-hole pair generation by impact ionization near the drain stress. Valdinoci et al. [13] have reported that the electron-hole pair generation by impact ionization near the drain region caused the floating body effect in high μ poly-Si TFTs. Consequently, the electrical stability under drain current stress was considered to be an important issue, especially

Moreover, the active layer thickness is an important parameter to adjust device electrical properties, such as on/off ratio, threshold voltage, and field effect mobility [14–16]. As reported in previous publications, the device performance is significantly influenced by the semiconductor/gate insulator (GI) interfacial density [17,18] and the active layer trap density [19], indicating that the total trap density increases with the increase in the active layer thickness [20], which can effectively modify the threshold voltage and field effect mobility. Therefore, the impact of the active layer thickness (T_{IGZO}) on the instability induced by the positive gate bias stress (PBS) and the drain current stress (DCS) in a-IGZO TFTs should be well investigated.

In this study, the initial electrical properties and PBS and DCS-induced instabilities of a-IGZO TFTs with various T_{IGZO} are investigated. Moreover, the DCS-induced instability in the a-IGZO TFTs with various T_{IGZO} is revealed by the combination of current-voltage (*I*–*V*) and capacitance-voltage (*C*–*V*) measurements.

2. Experimental

A schematic cross-sectional view and fabrication process of the bottom-gate IGZO TFT are shown in Figure 1. The fabrication procedure for the a-IGZO TFT is as follows. A chromium (Cr) gate electrode is firstly formed on a glass substrate. A SiO_x gate insulator (GI) with a thickness of 150 nm is then deposited at 350 °C by plasma-enhanced chemical vapor deposition (PECVD). The a-IGZO layer with thicknesses of 25 nm, 45 nm, 75 nm, and 100 nm are deposited at 160 °C from a sintered IGZO ceramic target by direct current (DC) magnetron sputtering with a mixed gas of Ar/O₂ = 29.4/0.6 sccm at a deposition pressure of 1 Pa. After patterning the IGZO film as an active channel, a SiO_x film (200 nm) as an etch stopper is deposited by PECVD. Source and drain electrodes are formed using indium tin oxide (ITO) via contact holes. A 200-nm thick SiO_x passivation layer is also deposited by PECVD. Finally, the IGZO TFTs are annealed in N₂ ambient at 350 °C for 1 h before electrical measurements. The channel width (*W*) and length (*L*) the IGZO TFTs are 50 µm and 20 µm, respectively. All of the *I–V* characteristics are measured using an Agilent 4156C precision semiconductor parameter analyzer. The *C–V* measurements, the channel capacitance (C_{gc}), the gate-to-source capacitance (C_{gs}), and the gate-to-drain capacitance (C_{gd}), are measured at 1 kHz and an alternating current (AC) level of 100 mV. All of the measurements are carried out at room temperature in ambient air.



Figure 1. A schematic cross-sectional view and fabrication process of the bottom-gate indium gallium zinc oxide (IGZO) thin-film transistor (TFT).

3. Results and Discussion

To investigate the thickness impact on the chemical properties and bonding states of the IGZO films, an X-ray photoelectron spectroscopy (XPS, ESCALAB250Xi, Thermo Fisher Scientific, Waltham, MA, USA) measurement is performed. Figure 2 shows the O 1s XPS spectra of the IGZO films with various thicknesses. The O 1s spectra can be resolved into three nearly Gaussian distribution peaks approximately centered at 530.7 eV, 531.4 eV, and 532.6 eV. The peaks at the binding energy of 530.7 eV (labeled as O_M), 531.4 eV (labeled as O_V), and 532.6 eV (labeled as O_H) are attributed to the O^{2-} ions combined with the metal atoms, oxygen deficiency, and hydroxyl groups in a stoichiometric IGZO structure, respectively [21]. The positions, areas, and area ratios of the O 1s three peaks for the IGZO films with various thicknesses are summarized in Table 1. For the 25-nm thick IGZO film, the $O_M/(O_M + O_V + O_H)$ and $O_V/(O_M + O_V + O_H)$ area ratios are 74.4% and 22.4%, respectively. It is suggested that the IGZO film contains a small quantity of oxygen-related defects during the short-time fabrication in the chamber. With the increase in the deposition duration, the $O_V/(O_M + O_V + O_H)$ area ratio evidently increased, whereas the $O_M / (O_M + O_V + O_H)$ area ratio obviously decreased. When the IGZO thickness is increased to 100 nm, the area ratios of $O_V/(O_M + O_V + O_H)$ and $O_M/(O_M + O_V + O_H)$ are changed remarkably to 29.1% and 67.7%, respectively. These results reveal that the long-time sputtering process deteriorates the quality of the IGZO film and accelerates the generation of the oxygen-related defects, which cause the unbalanced chemical bonds of metal and oxygen atoms. Interestingly, the area ratio of $O_H/(O_M + O_V + O_H)$ keeps the small constant of ~3.2%, even for IGZO films fabricated under different durations, implying that the magnetron sputtering method is a promising approach to obtain a metal oxide semiconductor with small amounts of hydroxyl groups.



Figure 2. X-ray photoelectron spectroscopy (XPS) spectra of O 1s peaks of the IGZO films with the thickness of (**a**) 25 nm; (**b**) 45 nm; (**c**) 75 nm; and (**d**) 100 nm, respectively.

Table 1. The position, areas, and area ratios of the deconvoluted O 1s peaks for the IGZO films with various thicknesses.

O 1s		IGZO Thickness (nm)			
		25	45	75	100
O _M	Position (eV)	530.7	530.7	530.7	530.7
	Area	177500	159500	158000	156000
O_V	Position (eV)	531.4	531.4	531.4	531.4
	Area	53500	55500	61000	67000
$O_{\rm H}$	Position (eV)	532.6	532.6	532.6	532.6
	Area	7500	7000	7000	7500
$O_M/(O_M + O_V + O_H)$ area ratio (%)		74.4	71.8	69.9	67.7
$O_V/(O_M + O_V + O_H)$ area ratio (%)		22.4	25.0	27.0	29.1
$O_{\rm H}/(O_{\rm M} + O_{\rm V} + O_{\rm H})$ area ratio (%)		3.2	3.2	3.1	3.2

Figure 3 illustrates the *C*–*V* plot as a function of the thickness of IGZO in the ITO/IGZO/SiO₂/Cr stack structure. It is noted that the increase in the IGZO thickness induces a negative shift of the flat band voltage (V_{FB}). The variation of the V_{FB} in the negative direction implies that the threshold voltage (V_{th}) of the ITO/IGZO/SiO₂/Cr stack structure-based TFTs can be adjusted by using the IGZO layer with various thicknesses. In addition, the maximum negative shift of V_{FB} is observed for the IGZO film with the thickness of 100 nm, which contributes to the largest negative shift of the V_{th} .



Figure 3. Capacitance–voltage (*C*–*V*) characteristics of the indium tin oxide (ITO)/IGZO/SiO₂/Cr stack structure with various T_{IGZO} .

Figure 4 shows the initial transfer characteristics ($I_{DS}-V_{GS}$) of a-IGZO TFTs with various active layer thicknesses (T_{IGZO}) measured at V_{DS} values of 0.1 V and 20.1 V. The electrical properties, such as field effect mobility in the saturation region (μ_{sat}), V_{on} (defined by V_{GS} at I_{DS} of 1 nA), subthreshold swing (SS = $dV_{GS}/dlog_{10}(I_{DS})$), and hysteresis of the transfer curves (defined by the difference of V_{GS} at I_{DS} of 1 nA between the forward and reverse sweeps) are summarized in Table 2.



Figure 4. The initial transfer characteristics ($I_{DS}-V_{GS}$) of amorphous indium gallium zinc oxide (a-IGZO) TFTs with various T_{IGZO} of (a) 25 nm; (b) 45 nm; (c) 75 nm; and (d) 100 nm measured at V_{DS} of 0.1 and 20.1 V, respectively.

Table 2. The electrical properties of a-IGZO TFTs with various T_{IGZO} .

Thickness (nm)	25	45	75	100
$\mu_{\rm sat} ({\rm cm}^2 \cdot {\rm V}^{-1} \cdot {\rm s}^{-1})$	14.17	14.01	13.62	13.04
V_{on} at I_{DS} = 1 nA (V)	2.32	0.27	0.04	-0.33
Hysteresis $\Delta V_{\rm H}$ (V)	0.52	0.54	0.55	0.43
Subthreshold swing (mV/dec.)	323	367	416	475

The saturation mobility μ_{sat} is calculated by fitting a straight line to the plot of the square root of I_{DS} versus V_{GS} based on the following equation [22]:

$$I_{\rm DS} = \frac{\mu_{\rm sat} W C_{\rm SiO_x}}{2L} (V_{\rm GS} - V_{\rm th})^2 \tag{1}$$

where *W* and *L* are the channel width and length, respectively, and C_{SiOx} is the capacitance per unit area of the GI. When the T_{IGZO} is increased from 25 nm to 100 nm, the μ_{sat} is slightly degraded from 14.17 cm²·V⁻¹·s⁻¹ to 13.04 cm²·V⁻¹·s⁻¹. The μ_{sat} is affected by the quality of the active layer and the a-IGZO/GI interface. To confirm the influence of the T_{IGZO} on the quality of the a-IGZO/GI interface, the hysteresis behaviors of the IGZO TFT with various T_{IGZO} are extracted, as listed in Table 1. The identically negligible clockwise hysteresis is obtained regardless of the T_{IGZO} , indicating that the good quality of the IGZO/GI interface is well kept during the fabrication processes for all of the IGZO TFTs. Moreover, the V_{on} and SS values are significantly changed from 2.32 V and 323 mV/dec. in the 25-nm thick IGZO TFT to -0.33 V and 475 mV/dec. in the 100-nm thick IGZO TFT, respectively. The degraded SS value and the shifted V_{on} in the negative V_{GS} direction can be commonly interpreted as consequences of the total defect states and free carrier numbers being increased as the T_{IGZO} values increased, which is consistent with previous publications [23,24] and in agreement with the *C–V* measurements in Figure 3. Generally, the SS value is an indicator of the maximum area density of state (N_t), including the interfacial (D_{it}) and the semiconductor bulk traps (N_{bulk}). The N_t value can be extracted from following equation [25]:

$$N_{\rm t} = \left(\frac{SS \times \log(e)}{kT/q} - 1\right) \frac{C_{\rm SiO_x}}{q}$$
(2)

where *q* is the electron charge, and *k* is the Boltzmann constant. The N_t values were 6.53×10^{11} , 7.62×10^{11} , 8.83×10^{11} , and 1.03×10^{12} cm⁻²·eV⁻¹ for the IGZO TFTs with the T_{IGZO} values of 25 nm, 45 nm, 75 nm, and 100 nm, respectively. Obviously, the N_t is increased with the increase in the T_{IGZO} value, which is consistent with the XPS results. The results exhibit that the change in the N_t mainly originated from the N_{bulk} , owing to the similar a-IGZO/GI interfacial quality.

To confirm the uniformity and reproducibility of the a-IGZO TFTs with various T_{IGZO} , the $I_{DS}-V_{GS}$ curves of the 13 individual devices measured at V_{DS} of 20.1 V are shown in Figure 5, respectively. The corresponding electrical properties, such as μ_{sat} , V_{on} , SS, and hysteresis, are listed in Table 3. Notably, the statistical distribution of all of the parameters has the same tendency as described in Table 1 and small standard deviations, thereby indicating very good reproducibility in the fabricated a-IGZO TFTs.



Figure 5. The $I_{DS}-V_{GS}$ of 13 individual TFTs with various T_{IGZO} of (**a**) 25 nm; (**b**) 45 nm; (**c**) 75 nm; and (**d**) 100 nm measured at V_{DS} of 20.1, respectively.

Thickness (nm)	25	45	75	100
$\mu_{\rm sat} ({\rm cm}^2 \cdot {\rm V}^{-1} \cdot {\rm s}^{-1})$	13.91 ± 0.92	13.70 ± 0.39	12.50 ± 1.01	11.88 ± 0.34
$V_{\rm on}$ at $I_{\rm DS}$ = 1 nA (V)	2.29 ± 0.28	1.60 ± 0.46	1.31 ± 0.44	0.88 ± 0.46
Hysteresis $\Delta V_{\rm H}$ (V)	0.37 ± 0.18	0.33 ± 0.07	0.38 ± 0.27	0.28 ± 0.12
SS (mV/dec.)	279 ± 24	287 ± 19	314 ± 23	351 ± 26

Table 3. The statistical deviation of the electrical properties of a-IGZO TFTs with various T_{IGZO} .

To investigate the impact of the T_{IGZO} on the stability of a-IGZO TFTs, the positive bias stress (PBS) is carried out. Figure 6a-d shows the variation in the transfer characteristics of the a-IGZO with various T_{IGZO} under PBS with a V_{GS} value of 20 V. The variation in V_{on} (ΔV_{on}) as a function of PBS duration for the a-IGZO TFTs with various T_{IGZO} values is shown in Figure 5e. It is found that the transfer characteristics for all of the TFTs under PBS shift parallel in the positive $V_{\rm CS}$ direction without SS degradation, indicating that the electrons are trapped at the interface of the a-IGZO or in the GI without introducing any defects. When the T_{IGZO} is decreased from 100 nm to 25 nm, the ΔV_{on} is remarkably increased from 0.52 V to 1.85 V after the stress duration of 10⁴ s. The obtained results can be explained by the vertical electrical field distribution. Generally, the electric potential exponentially declines inside the active layer, and has a maximum transfer length called the Debye length. For the a-IGZO TFT, the calculated Debye length was ~40 nm [19]. When the T_{IGZO} is less than Debye transfer length ($T_{IGZO} = 25 \text{ nm}$), the surface potential will exponentially decline into the whole active layer. Therefore, with the decrease in the T_{IGZO} value, the electrical field will be enhanced. Under PBS, the electrons in the thinner T_{IGZO} will be accelerated by the enhanced surface field, which are accumulated by electrical field energy and are trapped at the interface of the a-IGZO/GI or in the GI under the positive bias, leading to the large positive $V_{\rm GS}$ shift. When the $T_{\rm IGZO}$ increased to more than the Debye length of 40 nm, the electric field at the front-interface becomes lower, contributing to the few electrons that are trapped at the front-interface, which exhibits the small ΔV_{on} with the increase in the T_{IGZO} value.



Figure 6. Evolution of transfer characteristics in the a-IGZO TFT with the T_{IGZO} values of (**a**) 25 nm; (**b**) 45 nm; (**c**) 75 nm; and (**d**) 100 nm as a function of the 20 V positive gate bias stress (PBS) duration for 10^4 s; and (**e**) the variation in ΔV_{on} as a function of PBS duration for the a-IGZO TFTs with various T_{IGZO} .

To simulate the practical operation conditions, the drain current stress (DCS) is applied to the a-IGZO TFTs with various T_{IGZO} values. Figure 7a–d shows the variation in the transfer characteristics of the a-IGZO with various T_{IGZO} under DCS with $V_{GS} = V_{DS} = 25$ V. The variations in ΔV_{on} as a function of the DCS duration for the a-IGZO TFTs with various T_{IGZO} values are shown in Figure 7e. Noticeably, the transfer curves of all of the a-IGZO TFTs exhibit a parallel shift in the positive V_{GS} direction without SS degradation during the DCS duration. In the initial stage of DCS (<100 s), all of the transfer curves shift significantly towards the V_{GS} direction without SS degradation. In the subsequent stage (>100 s), the amplitude of ΔV_{on} becomes weakened, and the ΔV_{on} increases with the decrease in the T_{IGZO} after the DCS for 10^4 s.



Figure 7. Evolution of transfer characteristics in the a-IGZO TFT with the T_{IGZO} values of (a) 25 nm; (b) 45 nm; (c) 75 nm; and (d) 100 nm as a function of the drain current stress (DCS) ($V_{GS} = V_{DS} = 25$ V) duration for 10⁴ s, and (e) the variation in ΔV_{on} as a function of DCS duration for the a-IGZO TFTs with various T_{IGZO} .

To clarify the mechanism of the DCS-induced instability in the a-IGZO TFTs with various T_{IGZO} , the C–V analyses of C_{gc} , C_{gs} , and C_{gd} before and after DCS duration of 10⁴ s are carried out, as shown in Figure 8. Compared with the C_{gc} curves of the a-IGZO TFTs with various T_{IGZO} values in the initial stage and after DCS duration, all of the C_{gc} curves exhibited a positive V_{GS} shift with distortion in the off state of the C–V curves. The shift of the C–V curves is weakened as the T_{IGZO} value increases, which has a similar tendency to the *I*–*V* curves, as shown in Figure 7. However, the shift amplitude of the C–V curves is smaller than that of the *I*–*V* curves becomes weakened as the T_{IGZO} values increase, which is hardly observed in the *I*–*V* curves. To further investigate the origin of the hump phenomenon in the off state of the C–V curves, the C_{gs} and C_{gd} values before and after the DCS are measured. Note that the both C_{gs} and C_{gd} curves exhibit a parallel shift in the positive V_{GS} direction. However, the hump phenomenon is only observed in the C_{gs} curve rather than the C_{gd} curve during the DCS.

In terms of the a-IGZO TFT with a T_{IGZO} of 25 nm under the DCS ($V_{DS} = V_{GS}$), the electrons are transported from the source to drain side along the front-channel interface, which contributes to a depletion region near the drain side. Combined with the case of 25-nm thick IGZO TFT under the PBS, in the initial stage of DCS (<100 s), the electrons are accelerated to the front-channel under the

high vertical electric field. Then, they are trapped at the interface of the a-IGZO/GI or injected into the GI, resulting in a significantly positive V_{GS} shift of the transfer curve. Simultaneously, the electrons are accelerated from the source to the drain side under the lateral electric field, resulting in the impact ionization occurring at the drain side of the channel [12]. Subsequently, the electron-hole pairs are generated by impact ionization near the drain side. The generated electrons and holes are collected at the front-channel and the etch-stopper/IGZO (back-channel) interfaces, respectively. The generated holes flow towards the source side along the back-channel interface and cause a lowered potential barrier near the source side, leading to the additional charge response in the C–V measurement, which contributes to the hump in the off state of the C_{gs} curve. The schematic diagram of DCS-induced degradation in the IGZO TFT with the T_{IGZO} of 25 nm is illustrated in Figure 9a. In the subsequent stage (>100 s), with the extension of DCS duration, the more generated holes are accumulated near the source side, which contributes to the increase in the body potential. Therefore, the ΔV_{on} of the transfer curve is weakened with the DCS duration.



Figure 8. *C*–*V* curves of (**a**) C_{gc} ; (**b**) C_{gs} ; and (**c**) C_{gd} in the initial and (**d**) C_{gc} ; (**e**) C_{gs} ; and (**f**) C_{gd} after a DCS duration of 10^4 s with various T_{IGZO} .

When the T_{IGZO} value is increased to 45 nm, a similar phenomenon is observed in the a-IGZO TFT under the DCS of 10⁴ s. Due to the reduction of the vertical electric field, the amount of the trapped electrons are decreased at the interface of the channel/GI or into the GI, leading to the smaller ΔV_{on} of the transfer curves compared with the 25-nm thick IGZO TFT, which is in agreement with the I-Vand C-V results. Meanwhile, the impact ionization occurs near the drain side under the lateral electric field. The electrons are accelerated from the source to the drain side, which induces the generation of the electron-hole pair near the drain side. The generated holes drift towards the source side along the back-channel interface. Due to the amount of free electrons that increase with the increase in the T_{IGZO} , the recombination probability of the holes and electrons are enlarged during the hole drifting. The number of the collected holes at the source side is reduced, contributing to the small hump in the off state of the $C_{\rm gs}$ curve. When the $T_{\rm IGZO}$ is further increased to 75 nm or 100 nm, the positive $V_{\rm GS}$ shift of the transfer curves is significantly decreased due to the weaker vertical electric field with the increase in the T_{IGZO} value, contributing to the slightly positive V_{GS} shift of the I-V and C-V curves. The schematic diagram of the mechanism of DCS-induced instability in the IGZO TFT with the thicker T_{IGZO} is illustrated in Figure 9b. The generated holes induced by the impact ionization in the drain region are drifted from the drain to the source side along the back-channel under the vertical and

lateral electric fields. The holes would suffer easily from the recombination with the more free electrons in the thicker IGZO layer. Therefore, the slight hump in the off state of the C_{gs} curve is attributed to the few holes that are accumulated at the back-channel near the source side.

Besides the T_{IGZO} value, the architecture of devices also plays a critical role in the DCS-induced instability of the TFTs. On the basis of our previous publication [26], the role of impact ionization is strongly dependent on channel scale, and exhibits two types of dependences on channel length and width. When the DCS is applied to the TFTs with a fixed channel length and different channel widths, the stronger impact ionization can be observed for the wider channel width TFT, leading to the high heating temperature. On the other hand, when the DCS is carried out on the devices with a fixed channel width and different channel lengths, the stronger impact ionization can be obtained for the shorter channel length TFT. Therefore, besides the proper T_{IGZO} , the a-IGZO TFTs with the relatively long length and short width may effectively minimize the impact ionization effect, improving the DCS-induced stability of the a-IGZO TFTs.



Figure 9. The schematic diagram of the mechanism of DCS-induced instability in the IGZO TFT with the T_{IGZO} value of (**a**) 25 nm and (**b**) 45 nm, 75 nm, or 100 nm.

4. Conclusions

In this study, the initial electrical properties, PBS, and DCS-induced instabilities of a-IGZO TFTs with various T_{IGZO} are investigated. As the T_{IGZO} values increased, the V_{on} decreased, while the SS slightly increased because the total defect states and free carrier numbers were increased as the increase in the T_{IGZO} . It is found that the ΔV_{on} under PBS is aggravated as the decrease in the T_{IGZO} , which is due to the enhancement of the vertical electrical field in the channel. In addition, the DCS-induced instability in the a-IGZO TFTs with various T_{IGZO} values is revealed by the combination of I-V and C-V measurements. The C-V results indicate that an anomalous hump phenomenon is only observed in the off state of the C_{gs} curve for all of the a-IGZO TFTs. This is because the impact ionization occurs near the drain side of the channel and the generated holes flow towards the source side along the back-channel interface under the lateral electric field, which causes a lowered potential barrier near the source side. Since the amount of free electrons increase with the increase in the T_{IGZO} values, the recombination probability of the generated holes and electrons are enlarged during the hole drifting, leading to the weakened hump phenomenon as the the T_{IGZO} values increased. This study points out that material and fabrication engineering in the drain region should be well considered, even for the high-performance oxide TFTs.

Acknowledgments: The authors acknowledge all support from the National Key Research and Development Program of China (2016YFA0202403), the National Nature Science Foundation of China (61674098, 91733301), the Natural Science Foundation of Shaanxi Provincial Department of Education (2017KW-023, 2017JM6020), the Fundamental Research Funds for the Central Universities (GK201603053, GK201603054, GK201702003, GK201601010), the Changjiang Scholar and the Innovative Research Team (IRT_14R33) and the Chinese National 1000-talent-plan program (Grant No. 111001034). The authors would like to thank Idemitsu Kosan Co. Ltd., for their support throughout this work. This work was partly supported by JSPS KAKENHI Grant Number 16K06309.

Author Contributions: M. Furuta and D. Wang conceived and designed the experiments; D. Wang, W. Zhao, and H. Li performed the experiments; D. Wang analyzed the data; D. Wang wrote the paper.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* 2004, 432, 488–492. [CrossRef] [PubMed]
- 2. Lee, S.-H.; Kim, T.; Lee, J.; Avis, C.; Jang, J. Solution-processed gadolinium doped indium-oxide thin-film transistors with oxide passivation. *Appl. Phys. Lett.* **2017**, *110*, 122102. [CrossRef]
- 3. Martins, J.; Bahubalindruni, P.; Rovisco, A.; Kiazadeh, A.; Martins, R.; Fortunato, E.; Barquinha, P. Bias stress and temperature impact on InGaZnO TFTs and circuits. *Materials* **2017**, *10*, 680. [CrossRef] [PubMed]
- 4. Wang, W.-H.; Lyu, S.-R.; Hredia, E.; Liu, S.-H.; Jiang, P.-H.; Liao, P.-Y.; Chang, T.-C.; Chen, H.-M. Competing weak localization and weak antilocalization in amorphous indium–gallium–zinc-oxide thin-film transistors. *Appl. Phys. Lett.* **2017**, *110*, 022106. [CrossRef]
- 5. Zhang, J.; Yang, J.; Li, Y.; Wilson, J.; Ma, X.; Xin, Q.; Song, A. High performance complementary circuits based on p-SnO and n-IGZO thin-film transistors. *Materials* **2017**, *10*, 319. [CrossRef] [PubMed]
- 6. Hung, M.P.; Wang, D.; Jiang, J.; Furuta, M. Negative bias and illumination stress induced electron trapping at back-channel interface of InGaZnO thin-film transistor. *ECS Solid State Lett.* **2014**, *3*, Q13–Q16. [CrossRef]
- Hirao, T.; Furuta, M.; Hiramatsu, T.; Matsuda, T.; Li, C.; Furuta, H.; Hokari, H.; Yoshida, M.; Ishii, H.; Kakegawa, M. Bottom-gate zinc oxide thin-film transistors (ZnO TFTs) for AM-LCDs. *IEEE Trans. Electron Dev.* 2008, 55, 3136–3142. [CrossRef]
- Kim, K.S.; Ahn, C.H.; Kang, W.J.; Cho, S.W.; Jung, S.H.; Yoon, D.H.; Cho, H.K. An all oxide-based imperceptible thin-film transistor with humidity sensing properties. *Materials* 2017, 10, 530. [CrossRef] [PubMed]
- 9. Wang, D.; Hung, M.P.; Jiang, J.; Toda, T.; Furuta, M. Suppression of degradation induced by negative gate bias and illumination stress in amorphous InGaZnO thin-film transistors by applying negative drain bias. *ACS Appl. Mater. Interfaces* **2014**, *6*, 5713–5718. [CrossRef] [PubMed]
- 10. Billah, M.M.; Jang, J. Millisecond positive bias recovery of negative bias illumination stressed amorphous InGaZnO thin-film transistors. *IEEE Electron Device Lett.* **2017**, *38*, 477–480. [CrossRef]
- 11. Fujii, M.; Yano, H.; Hatayama, T.; Uraoka, Y.; Fuyuki, T.; Jung, J.S.; Kwon, J.Y. Thermal analysis of degradation in Ga₂O₃–In₂O₃–ZnO thin-film transistors. *Jpn. J. Appl. Phys.* **2008**, *47*, 6236–6240. [CrossRef]
- 12. Choi, S.-H.; Han, M.-K. Effect of channel widths on negative shift of threshold voltage, including stress induced hump phenomenon in InGaZnO thin-film transistors under high-gate and drain bias stress. *Appl. Phys. Lett.* **2012**, *100*, 043503. [CrossRef]
- 13. Valdinoci, M.; Colalongo, L.; Baccarani, G.; Fortunato, G.; Pecora, A.; Policicchio, I. Floating body effects in polysilicon thin-film transistors. *IEEE Trans. Electron Dev.* **1997**, *44*, 2234–2241. [CrossRef]
- Park, H.-W.; Park, K.; Kwon, J.-Y.; Choi, D.; Chung, K.-B. Effect of active layer thickness on device performance of tungsten-doped InZnO thin-film transistor. *IEEE Trans. Electron Dev.* 2016, 64, 159–163. [CrossRef]
- 15. Park, J.; Kim, Y.S.; Kim, J.H.; Park, K.; Park, Y.C.; Kim, H.-S. The effects of active layer thickness and annealing conditions on the electrical performance of ZnON thin-film transistors. *J. Alloy. Compd.* **2016**, *688*, 666–671. [CrossRef]
- 16. Yang, Z.; Yang, J.; Meng, T.; Qu, M.; Zhang, Q. Influence of channel layer thickness on the stability of amorphous indium zinc oxide thin film transistors. *Mater. Lett.* **2016**, *166*, 46–50. [CrossRef]

- Avis, C.; Hwang, H.R.; Jang, J. Effect of channel layer thickness on the performance of Indium–Zinc–Tin oxide thin film transistors manufactured by inkjet printing. *ACS Appl. Mater. Interfaces* 2014, *6*, 10941–10945. [CrossRef] [PubMed]
- 18. Jeong, J.; Hong, Y. Debye length and active layer thickness-dependent performance variations of amorphous oxide-based TFTs. *IEEE Trans. Electron Dev.* **2012**, *59*, 710–714. [CrossRef]
- 19. Li, Y.; Pei, Y.L.; Hu, R.Q.; Chen, Z.M.; Zhao, Y.; Shen, Z.; Fan, B.F.; Liang, J.; Wang, G. Effect of channel thickness on electrical performance of amorphous IGZO thin-film transistor with atomic layer deposited alumina oxide dielectric. *Curr. Appl. Phys.* **2014**, *14*, 941–945. [CrossRef]
- 20. Singh, T.; Lehnen, T.; Leuning, T.; Sahu, D.; Mathur, S. Thickness dependence of optoelectronic properties in ALD grown ZnO thin films. *Appl. Surf. Sci.* **2014**, *289*, 27–32. [CrossRef]
- 21. Wang, D.; Jiang, J.; Furuta, M. Investigation of carrier generation mechanism in fluorine-doped n⁺ In–Ga–Zn-O for self-aligned thin-film transistors. *J. Disp. Technol.* **2016**, *12*, 258–262. [CrossRef]
- 22. Yue, L.; Pu, H.-F.; Li, H.-L.; Pang, S.-J.; Zhang, Q. Effect of active layer thickness on device performance of a-LZTO thin-film transistors. *Superlattices Microstruct.* **2013**, *57*, 123–128. [CrossRef]
- 23. Chen, A.H.; Cao, H.T.; Zhang, H.Z.; Liang, L.Y.; Liu, Z.M.; Yu, Z.; Wan, Q. Influence of the channel layer thickness on electrical properties of indium zinc oxide thin-film transistor. *Microelectron. Eng.* **2010**, *87*, 2019–2023. [CrossRef]
- 24. Woo, C.H.; Kim, Y.Y.; Kong, B.H.; Cho, H.K. Effects of the thickness of the channel layer on the device performance of InGaZnO thin-film-transistors. *Surf. Coat. Technol.* **2010**, *205*, S168–S171. [CrossRef]
- 25. Wang, Y.; Sun, X.W.; Goh, G.K.L.; Demir, H.V.; Yu, H.Y. Influence of channel layer thickness on the electrical performances of inkjet-printed In-Ga-Zn oxide thin-film transistors. *IEEE Trans. Electron Dev.* **2011**, *58*, 480–485. [CrossRef]
- Urakawa, S.; Tomai, S.; Ueoka, Y.; Yamazaki, H.; Kasami, M.; Yano, K.; Wang, D.; Furuta, M.; Horita, M.; Ishikawa, Y.; et al. Thermal distribution in amorphous InSnZnO thin-film transistor. *Phys. Status Solidi C* 2013, 10, 1561–1564. [CrossRef]



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).