

# Laser-Enabled Fabrication of Flexible Printed Electronics with Integrated Functional Devices

Wedyan Babatain,\* Christine Park, Hiroshi Ishii, and Neil Gershenfeld

The demand for flexible and printed electronics in wearable and soft robotics applications has increased the need for scalable, additive manufacturing processes. However, traditional printed circuit board manufacturing involves complex, multistep processes, is limited to certain substrates, and faces challenges in integrating functional devices. Here, an additive, laser-enabled process is introduced for fabricating flexible, double-sided printed electronics leveraging laser-induced graphene (LIG) as a seed layer for selective copper electrodeposition (E-LIG). This technique enables precise conductive circuit patterning down to 50  $\mu\text{m}$  and is reliable via formation in a single streamlined process. E-LIG supports transfer to various substrates, allowing for large-area electronics up to 100  $\text{cm}^2$ , broadening applications in large-scale interfaces. Functional LIG device integration, including sensors and actuators, directly interfaced with control circuits on a single substrate is demonstrated.

Applications such as real-time graphical output and interactive interfacing showcase the method's versatility. E-LIG exhibits reparability for on-demand restoration of damaged circuits, enhancing durability and offering a scalable, cost-effective solution for multifunctional printed electronics.

integration with conventional silicon-based electronics. Traditional manufacturing methods of printed circuit boards (PCBs) and silicon-based electronics rely on subtractive techniques such as photolithography and etching, resulting in material waste and multiple fabrication steps.<sup>[6,7]</sup> Additionally, creating double-sided connections and vias is time-consuming and inefficient. Moreover, conductive layers on some polymeric substrates often exhibit poor adhesion and are incompatible with high thermal processes. Additive manufacturing has emerged as an alternative to traditional fabrication methods, offering reduced material waste, design customizability, substrate versatility, and high-volume manufacturing.<sup>[8]</sup> Techniques like inkjet printing,<sup>[9,10]</sup> direct ink writing,<sup>[11,12]</sup> screen printing,<sup>[13,14]</sup> spray coating,<sup>[15,16]</sup> and 3D printing<sup>[17,18]</sup> have demonstrated potential for electronics fabrication and processing. However, these methods suffer from challenges including

## 1. Introduction

Flexible and printed electronics are a key component in the next generation of microelectronic systems, particularly for wearable devices, soft robotics, and transparent electronics.<sup>[1–5]</sup> These applications require mechanical compliance, miniaturization, and

limited functional ink options, ink–substrate interaction, ink preparation, and suboptimal ink conductivity.<sup>[9,10,19]</sup> Direct laser writing (DLW) is a promising solution due to its ability to pattern materials with high precision and efficiency,<sup>[20–23]</sup> and to combine multiple fabrication steps into one process including material conversion and synthesis. Laser-induced graphene (LIG), synthesized by laser irradiation of carbon-rich materials, exhibits good electrical conductivity, flexibility, scalability, and versatility, making it suitable for flexible and printed electronics.<sup>[24–27]</sup> LIG has been applied in various functional devices, including physical and electrochemical sensors,<sup>[28–30]</sup> actuators,<sup>[31–33]</sup> and energy storage and harvesting devices.<sup>[34–36]</sup> However, its applications are limited by its relatively high resistivity compared to traditional metals like copper. Recent techniques like flash healing<sup>[37]</sup> have improved LIG's conductivity, but still fall short of achieving the performance required for highly conductive electronics. In this work, we introduce selectively electroplated laser-induced graphene (E-LIG) as a scalable, laser-enabled process for fabricating flexible, double-sided printed electronics with highly conductive traces and integrated functional devices. By combining the additive nature of DLW with electroplating, our method overcomes LIG's conductivity limitations, transforming it into a viable material for highly conductive electronics. E-LIG broadens the scope of LIG applications and simplifies the fabrication of flexible, printed electronics with integrated functional devices. E-LIG structures can also be transferred to flexible and transparent

W. Babatain, C. Park, H. Ishii  
Media Lab Massachusetts Institute of Technology  
Cambridge, MA 02139, USA  
E-mail: [wedyan@mit.edu](mailto:wedyan@mit.edu)

W. Babatain  
Department of Electrical Engineering and Computer Science  
Massachusetts Institute of Technology  
Cambridge, MA 02139, USA  
N. Gershenfeld  
Center for Bits and Atoms  
Massachusetts Institute of Technology  
Cambridge, MA 02139, USA

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adv.202415272>

[Correction added on 02 April 2024, after first online publication: contribution of author Ozgun Kilic Afsar is added in Acknowledgement section.]

© 2025 The Author(s). Advanced Science published by Wiley-VCH GmbH. This is an open access article under the terms of the [Creative Commons Attribution](#) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/adv.202415272

substrates, making the method suitable for wearable electronics and human-machine interfaces. While LIG has been used as a seed layer for electroplating contacts,<sup>[38,39]</sup> an optimized streamlined process flow for fabricating full circuit boards using LIG remains unexplored. Moreover, our process leverages DLW to directly create double-sided PCBs using conductive vias in a single step, reducing complexity and material waste associated with traditional methods. As a complementary advantage, E-LIG enables on-demand circuit repair by leveraging DLW to relase the carbon-rich substrate, allowing damaged circuits to be restored on demand, restoring functionality. Furthermore, the scalability of E-LIG supports large-area electronics, enabling flexible circuits to be fabricated across substantial surface areas with precision and customizability. A key advantage of our process is its ability to integrate functional LIG devices with their circuits on a single substrate, improving integration, simplifying assembly, and addressing a major challenge in the field of LIG-based devices by creating homogeneous electrical contact between functional devices and their circuits. These features position E-LIG as a versatile, additive, laser-enabled solution for advancing multifunctional printed electronics across applications, from wearable technology to soft robotics.

## 2. Results and Discussion

### 2.1. Fabrication Process of E-LIG Printed Electronics

The streamlined E-LIG fabrication process is illustrated in **Figure 1**. As shown in **Figure 1a**, the process begins with the irradiation of a polyimide (PI) substrate using a CO<sub>2</sub> laser, which directly forms a conductive graphitic layer. First, vias are formed by cutting holes through the substrate at predefined locations, allowing for the formation of a LIG ring around the edges of the ablated holes. This LIG ring establishes conductive pathways between the two sides of the PCB. The first circuit layer is then patterned with LIG, after which the substrate is flipped and aligned to pattern the second LIG layer on the opposite side. To prepare for electroplating, LIG tabs (highlighted in red) (**Figure S1**, Supporting Information) are formed to establish common ground-connections to all pads and traces, facilitating uniform selective electrodeposition. The substrate is immersed in an electroplating solution and the optimal plating parameters ensure even deposition of copper onto the LIG patterns, resulting in highly conductive E-LIG traces. Once copper fully plates the pattern, the tabs are removed either manually with a scalpel or by laser ablation. Next, low-temperature solder paste is applied through a polyimide mask, followed by surface mount device (SMD) assembly and reflow soldering. The final step involves applying a silicone coating, polydimethylsiloxane (PDMS) to enhance mechanical durability. The PDMS coating acts as a protective layer, preventing delamination during deformation (**Video S12**, Supporting Information). **Figure 1b** shows a cross-sectional view of the process, illustrating the layer-by-layer buildup of the board. **Figure 1c** captures photographs of the progression from LIG patterning alone to the final copper-plated assembly. The fully assembled, functional double-sided printed board is depicted in **Figure 1d**, with a microcontroller on one side and a blinking Light-Emitting Diode (LED) on the other (**Figure 1e**). The overall process is highly efficient, allowing for the rapid production of flexi-


ble, double-sided PCBs with integrated functional devices (**Video S1**, Supporting Information).

### 2.2. Material and Physical Characterization

To ensure the reliability of the E-LIG PCBs, a series of material and electrical characterizations was performed, including optical microscopy, scanning electron microscope (SEM), Raman spectroscopy, and resistance measurements. Our method demonstrates the ability to fabricate E-LIG as small as 50  $\mu\text{m}$  in width while maintaining structural and electrical integrity, critical for high-resolution flexible electronics and matching commercial standard PCB manufacturing capabilities.<sup>[40,41]</sup> **Figure 2a,b** shows the LIG traces before and after copper plating, respectively. The consistent width and well-defined edges across the range of trace widths (50  $\mu\text{m}$  to 2 mm) highlight the precision of the DLW patterning and subsequent copper plating processes. A closer view of the trace morphology is shown in the microscopic images of **Figure 2c,d**. The copper deposition is uniform across the trace surface, indicating uniform LIG seeding and resistance resulting in effective subsequent electroplating. SEM images in **Figure 2e,f** provide further insights into surface material morphology before and after copper plating. The LIG surface (**Figure 2e**) exhibits a characteristic porous nature typical of graphitic structures.<sup>[24]</sup> After copper plating (**Figure 2f**), the surface morphology undergoes a significant transformation, with well-defined crystalline structures, suggesting sparse nucleation of copper followed by rapid crystal growth, likely driven by high current densities during plating.<sup>[42]</sup> Raman spectroscopy (**Figure 2g**) confirms the successful formation of LIG and its subsequent copper plating. The LIG spectrum displays characteristic D, G, and 2D bands, with the G band suggesting the formation of stacked graphene layers. Postplating, there is a marked reduction in LIG peak intensity, consistent with complete copper coverage.<sup>[24]</sup> This is further corroborated by top-view microscopy in **Figure 2h,i**, which corresponds to a top-view of the samples that were used to obtain the Raman spectra. The cross-sectional SEM images (**Figure 2j,k**) show a uniform LIG layer with a thickness of  $\approx 18\ \mu\text{m}$  and a copper layer with a thickness of  $\approx 9\ \mu\text{m}$ . The conductivity of these layers was measured to be  $1.789 \times 10^6\ \text{S m}^{-1}$  for LIG and  $4.16 \times 10^6\ \text{S m}^{-1}$  for Cu-LIG (Note **S3**, Supporting Information).


### 2.3. Electrical Characterization

To optimize the electroplating conditions and process parameters, we conducted comprehensive characterization to evaluate the effect of trace width, plating time, and laser settings on the electrical properties of the resulting E-LIG traces. **Figure 3a** shows resistance measurements for 20 mm long LIG traces with widths ranging from 50 to 500  $\mu\text{m}$ . As expected, wider traces exhibit lower resistance due to the increased cross-sectional area for current flow. LIG, being moderately conductive, exhibits relatively high resistance for narrow traces (1–12 k $\Omega$ ), rendering them unsuitable for direct circuit use. After electroplating, resistance decreases by up to four orders of magnitude (**Figure 3b**), demonstrating the effectiveness of copper electroplating in enhancing conductivity (**Figure S2**, Supporting Information). To determine the optimal plating time, a 2 mm  $\times$  80 mm LIG trace




**Figure 1.** Process flow of the E-LIG fabrication method for printed electronics. a) Schematic illustration of the full streamlined fabrication process including LIG patterning, from two sides followed by via and tab formation. After copper plating, the tabs are removed, solder paste is applied, and surface mount devices (SMDs) are assembled. b) Cross-sectional diagram illustrating the step-by-step development of the PCBs. c) Photographs showing the progression on the original polyamide substrate including the intermediate and final stages of the PCB fabrication process. d) Photograph of the fully assembled and functional double-sided flexible PCB with e) a LED on the bottom layer.





**Figure 2.** Material and physical characterization of E-LIG traces. a) Optical images of LIG traces on polyimide showing various line widths before and b) after copper plating ranging from 50  $\mu\text{m}$  to 2 mm. c) Zoomed-in microscopic image of 500 and 100  $\mu\text{m}$  thick LIG traces before and d) after copper plating demonstrating the uniformity of copper deposition across the same trace width. e) Scanning electron microscope (SEM) image of the surface of LIG trace showing its porous graphitic nature. f) SEM image of the copper-plated LIG showing morphological changes after Cu deposition. g) Raman spectroscopy of LIG and Cu-LIG. h) Microscopic images showing a top view of the surface of LIG and i) Cu-LIG. j,k) Cross-sectional SEM images of copper-plated LIG layer, showing a thickness of  $\approx 9 \mu\text{m}$  for Cu and  $18 \mu\text{m}$  for LIG.





**Figure 3.** Electrical characterization of single and double-sided E-LIG traces as a function of process parameters. a) Resistance of LIG and b) Cu-LIG as a function of trace width. c) Resistance of Cu-LIG over time during the plating process. d) Resistance of Cu-LIG as a percentage of the original LIG resistance as a function of plating voltage, illustrating the optimal voltage range. e) Resistance of LIG and f) Cu-LIG as a function of laser power. g) Schematic of the process flow for creating double-sided PCBs, including the LIG patterning, via formation, and Cu deposition to establish interconnections between layers. h) 3D illustration of the process of formation of LIG vias and the subsequent copper plating to create conductive paths between the two sides of the PCB. i) Microscopic images of the LIG vias before and after copper plating, showing the formation of reliable Cu electrical connections in double-sided PCBs. j) Resistance of LIG and k) Cu-LIG as a function of via diameter. l) Photographs showing a fully Cu-plated double-sided trace enabled by the formation of LIG vias, with insets showing zoomed-in views of the vias on both sides.

was plated for durations ranging from 1 to 110 min at a constant voltage of 1 V. The resistance measurements (Figure 3c) reveal that most resistance reduction occurs within the first 10 min, with diminishing returns thereafter. Beyond 30 min, excessive copper deposition leads to a spongy texture that is prone to damage, with delamination occurring at 110 min denoted with a hollow circle in Figure 3c. The influence of electroplating voltage was also evaluated. At a fixed plating time of 5 min, 2 mm × 80 mm LIG traces were plated at voltages from 0.25 to 1.5 V. As shown in Figure 3d, higher voltages yield greater resistance reduction, with 1.25 and 1.5 V being most effective. However, higher voltages can lead to uneven deposition, making lower voltages (0.25–0.5 V) more desirable for uniform coating. Additional optical images showing the effect of lower voltages and plating uniformity are shown in Figure S17 (Supporting Information). Finally, the effect of CO<sub>2</sub> laser settings on trace quality and subsequent plating was assessed. At a fixed laser speed of 10%, traces were patterned using powers from 6% to 13% of the laser's maximum 30 W output. Figure 3e shows resistance values of the initial traces and Figure 3f shows resistance after plating for 5 min at 1 V. Optimal laser power exists between 7% and 12%, producing traces with good conductivity and uniform deposition. Below 7%, higher resistance requires longer plating, while above 12%, traces become flaky and unstable hindering uniform deposition. The results confirm the importance of fine-tuning both laser parameters and electroplating conditions to achieve uniform, highly conductive E-LIG traces suitable for various PCB applications.

## 2.4. Double-Sided PCBs Enabled by E-LIG Vias

We introduce a novel approach for establishing electrical connections between PCB layers using LIG vias. Traditional via fabrication involves multiple steps like hole drilling, electroless plating, and electroplating, which are time-consuming and material-intensive. Our method simplifies this process by leveraging the laser ablation of polyimide to form a conductive LIG ring around the ablated hole, creating a via that connects the top and bottom PCB layers. Previous work demonstrated direct-write LIG for bottom contact but with high resistance.<sup>[43]</sup> By contrast, our process plates the LIG via with copper, forming a reliable highly conductive connection. Figure 3g illustrates the process where initially a through-hole is created at the desired location using laser cutting. The top LIG pad is then patterned on one side of the substrate, the second LIG pad is patterned on the opposite side, forming a via with a conductive LIG rim that connects the top and bottom pads. Microscopic images in Figure 3i show the formed via before and after copper plating, with the copper fully covering the porous LIG surface to form a continuous conductive path bridging the two sides. This automatic one-step transition from a resistive LIG via to a conductive E-LIG via is critical for double-sided PCB functionality. Initially, the LIG via exhibits high resistance, insufficient for PCB applications. However, after copper plating, the LIG rim serves as a seed layer, and the copper seamlessly covers both sides, transforming the resistive LIG into a highly conductive via. A 3D representation of the via formation process is shown in Figure 3h. We experimented with via diameters from 50 to 500 μm. Vias smaller than 200 μm did not reliably plate, likely due to insufficient surface area for copper deposition. Vias larger

than 200 μm demonstrated optimal performance, with lower resistance, as shown in Figure 3j,k while smaller vias exhibit higher resistance due to the limited cross-sectional area available for current flow. Figure 3l shows a fully assembled double-sided PCB with inset images providing a closer view of the conductive vias on both sides. This E-LIG-enabled via process (Video S2, Supporting Information) reduces fabrication steps and integrates via creation within the DLW process, improving efficiency and opening new possibilities for high-performance printed circuits.


## 2.5. Transfer of Printed Circuits onto Transparent and Large-Area Substrates

A key advantage of utilizing LIG as a seed layer in our fabrication method is its ability to transfer onto various substrates, including elastomers, forming multifunctional composites.<sup>[44–46]</sup> This feature not only enhances the physical robustness of LIG-based circuits but also expands their versatility across applications. Our process allows E-LIG PCBs to be transferred onto flexible, stretchable, or transparent substrates like PDMS, which are ideal for flexible electronics and wearables. Figure 4a illustrates the transfer process, where the fully populated board is cast with a PDMS layer. During the curing phase, PDMS infiltrates the porous LIG structure, creating a strong bond and forming a composite material. After curing, the polyimide substrate is peeled off, leaving the E-LIG traces and embedded components intact within the PDMS (Figure S3, Supporting Information). A final thin PDMS layer is then cast onto the exposed side, encapsulating the entire board and rendering it fully coated. Photographs in Figure 4b show the intermediate steps from LIG patterning and Cu plating to the final transferred board embedded in PDMS. Figure 4c,d demonstrates the flexibility and transparency of the substrate, highlighting the versatile potential of the method for various non-traditional substrates. Figure 4e,f demonstrates the scalability of the method, showcasing a large-area (10 cm × 10 cm) LED matrix consisting of 42 individual LEDs. This demonstrates the feasibility of producing large-scale electronics using this process.<sup>[47,48]</sup> Additionally, Figure 4g shows a transferred circuit, integrating a functional LIG resistive sensor that controls LED brightness, demonstrating seamless circuit integration with functional LIG elements.

## 2.6. Application of E-LIG Integrated Printed Electronics

### 2.6.1. Sensors

Despite the recent proliferation of LIG-based devices such as sensors, actuators, and energy harvesters,<sup>[26,28,29,31–35,49]</sup> reliably connecting these functional devices with circuits remains challenging. High contact resistance and nonhomogeneous integration often hinder performance, while introducing rigid pastes like silver epoxy can impose mechanical vulnerability and limit flexibility (Figure S4, Supporting Information).<sup>[50]</sup> Our proposed method addresses this long-standing issue by offering seamless integration of LIG functional devices with E-LIG PCBs in a single substrate and fabrication step. This is enabled by selectively protecting the LIG functional part from plating either by controlled




**Figure 4.** Fabrication and transfer of printed circuits onto transparent and large-area substrates. a) Process flow illustration of the step-by-step process for transferring a fully plated and assembled PCB onto a PDMS substrate. b) Sequence of photographs showing the intermediate and final stages of the PCB transfer process. c,d) Photographs of the transferred PCB on PDMS showing the uniformity of the transfer process and the flexibility of the process. e,f) A large-area (10 cm × 10 cm) LED matrix fabricated on using the E-LIG method, demonstrating the scalability of the process. g) Transferred PCB on PDMS integrated with a LIG resistive sensor controlling the brightness of a LED, showing seamless functional integration.

immersion in the solution or by physical coating (Figure S5, Supporting Information). This selectivity enables turnability of trace conductivity and even replaces SMD components such as a LED current limiting resistor with a printed resistor (Figure S6, Supporting Information). Figure 5a schematically illustrates a flex-

ible LIG strain sensor integrated into an E-LIG PCB, combining a LIG/PDMS resistive element with a voltage divider read-out circuit based on SAMD11 microcontroller (Figure S7 and Table S1, Supporting Information). The strain sensor works by increasing resistance as strain is applied, separating the LIG par-





**Figure 5.** E-LIG integrated electronics for sensor applications. a) Schematic illustration of the layer-by-layer fabrication process of E-LIG board with integrated functional LIG strain sensor. b) Schematic and c) photograph of the strain sensing integrated system including the sensing element and its readout circuit in one substrate. d) Correlation of the resistance of the sensing element with the overall strain applied from 5% to 25%. e) Resistance of the sensor during a cyclic test of 10 repeated strain cycles at various strain values. f) Schematic representing the integrated LIG pressure sensor, including the pressure-sensitive element and readout circuit. g) Schematic showing how external pressure is applied to the sensor, causing a change in resistance due to its piezoresistive behavior. h) Layout of the readout circuit designed for sensor interface. i) Physical image of the integrated LIG-based pressure sensor system. j) The resistance–pressure characteristic curve demonstrates a linear increase in resistance as pressure increases. k) Dynamic resistance response of the sensor under multiple increasing pressure cycles.

ticles further apart due to the strain induced by the deformation (Figure 5b). A photo of the integrated flexible strain sensing system is shown in Figure 5c. The strain sensor exhibits a gauge factor (GF) of 2.4, as shown in the linear resistance–strain correlation in Figure 5d, which compares favorably with conventional strain gauges.<sup>[51]</sup> Figure 5e demonstrates the sensor's stable performance across multiple strain cycles of different percentages. The performance of the strain sensor, including LED intensity control and graphical data visualization using the E-LIG board, is shown in Videos S3–S5 (Supporting Information). Another demonstration of our developed E-LIG PCB fabrication method was used to develop a LIG-based pressure sensing system (Figure 5f). The sensor leverages the piezoresistive effect of LIG, where applied pressure compresses the LIG's porous structure, changing its conductive pathways and leading to a measurable resistance change<sup>[52]</sup> (Figure 5g). The LIG was fabricated with a porous structure to enhance pressure sensitivity and fully transferred to a PDMS substrate, while the readout circuit remained on the original polyimide substrate. The sensor exhibits a pressure sensitivity of  $51 \Omega \text{ kPa}^{-1}$  (Figure 5j), making it highly suitable for applications in tactile sensing or wearable pressure monitoring. Circuit design and physical photographs of the fully integrated pressure sensing system are shown in Figure 5h,i, respectively. The time-series response in Figure 5k further illustrates the sensor's ability to detect dynamic pressure changes with transient spikes observed during initial pressure application which may be attributed to either the initial compression and relaxation of the porous structure or the viscoelastic behavior of PDMS. Real-time data logging and visualization of the pressure sensor performance using the integrated E-LIG system can be found in Videos S6–S8 (Supporting Information).


### 2.6.2. Actuators

LIG has proven versatile beyond sensing, extending to applications such as heaters, electrothermal actuators, and more.<sup>[53]</sup> Joule heating, where resistive materials generate heat through the self-heating effect, enables thin, flexible, and robust heating elements.<sup>[54,55]</sup> These are essential in microfluidics, gas sensing, and other applications.<sup>[56]</sup> Traditional heaters, often based on silicon micromachining technologies, are effective but costly. With the advent of flexible electronics, alternative methods like LIG, which can be directly patterned onto polyimide substrates, offer scalable, cost-effective solutions. An integrated heater and E-LIG printed electronic system are shown in Figure 6a, with a prototype depicted in Figure 6b. The PCB design of the control board is shown in Figure 6c. More details of the PCB design and components are summarized in Figure S8 and Table S2 (Supporting Information). The relationship between the applied voltage and the generated temperature of the heater is shown in Figure 6d, demonstrating a linear correlation. Figure 6e shows the transient response of the heater as the applied voltage is gradually increased every 30 s, highlighting the heater's responsiveness. Finally, infrared thermal images in Figure 6f show uniform temperature distribution across the heater under various voltages, demonstrating consistent heating performance. Programmed activation of the heater mapped to a phototransistor threshold in a close-loop manner using the E-LIG PCB is demon-

strated in Video S9 (Supporting Information). Building on the heating functionality, LIG is also utilized in electrothermal actuators, enabling shape transformations through Joule heating.<sup>[31,33]</sup> This effect is driven by the thermal expansion mismatch between polyimide and PDMS layers in a multilayered stack, as shown in the schematic in Figure 6g. This difference facilitates controlled bending and folding in these actuators. The photo in Figure 6h shows the flexible electrothermal actuator integrated with its control E-LIG PCB, showcasing untethered seamless integration. The actuator can bend upon the application of voltage, showcasing its flexibility and the seamless integration of LIG-based circuits on a flexible substrate. The relationship between the applied voltage and the bending angle of the actuator is shown in Figure 6i, with higher voltages leading to greater bending angles. The dynamic response of the actuator during cyclic voltage application is depicted in Figure 6j, where consistent bending is observed over multiple cycles, indicating the actuator's repeatability. Finally, Figure 6k shows sequential images capturing the actuator's physical bending at voltages ranging from 0 to 60 V. As the voltage increases, the actuator progressively bends, confirming the effectiveness of the integrated PCB in controlling the actuator's motion. The programmed activation and operation of the electrothermal actuator using the E-LIG circuit are shown in Video S10 (Supporting Information). These results demonstrate the versatility of our E-LIG PCB fabrication process, enabling seamless integration of various LIG sensors and actuators with their interface/control circuits, showcasing its potential for a wide range of applications. The E-LIG process also includes a repairability feature, allowing damaged circuits to be restored on demand by relasing the substrate (Figure S10 and Video S11, Supporting Information). This method quickly repairs broken connections, restoring functionality after issues like overheating, and extending the lifespan and durability of flexible electronics in challenging environments.

## 3. Conclusion

In this work, we introduced an additive laser-enabled process for fabricating flexible, double-sided printed electronics with integrated functional devices using LIG as a seed layer for selective copper electroplating. This method offers significant advancements over traditional PCB manufacturing techniques by providing a scalable, streamlined, and cost-effective alternative. By eliminating complex multistep processes and reducing material waste, our approach enables the direct fabrication of intricate patterns with high precision onto flexible substrates. A key feature of this process is the creation of double-sided PCBs through laser-induced conductive vias, achieved in a single step. LIG is formed around the via edges and electroplated with copper, establishing seamless electrical connections between the two sides of the board. This eliminates the need for conventional, multistep via fabrication, reducing complexity and enhancing scalability. Furthermore, the versatility of E-LIG extends to its transferability onto various substrates, broadening its application scope to wearable electronics, soft robotics, and transparent devices. The method allows for the fabrication of large-area electronics without sacrificing precision or performance. A major advantage of our process is its ability to integrate functional LIG devices, such as sensors, heaters, and actuators, with their associated circuits



**Figure 6.** E-LIG integrated electronics for actuator applications. a) Schematic illustration of the E-LIG fabricated board with an integrated thin-film LIG heater. b) Photograph of the LIG-based heater integrated with its control circuit on the same substrate. c) Layout of the circuit design for the heater interface and control. d) Temperature versus voltage characteristics of the heater show an increase in temperature with increasing voltage. e) Dynamic response of the heater during incremental voltage steps. f) Infrared thermal images showing the temperature distribution across the LIG heater at different voltages. g) Schematic of the LIG-based electrothermal actuator integrated with an E-LIG board. h) Photograph of the LIG-based electrothermal actuator integrated system. i) Bending angle of the actuator as a function of the applied voltage. j) Dynamic actuation response of the LIG-based actuator under cyclic voltage application driven by a 50 V square wave. k) Sequential images showing the physical bending of the electrothermal actuator at different applied voltages (0–60 V).



in a single fabrication step. This resolves a long-standing issue in LIG-based electronics of high-contact resistance and mechanical vulnerability in traditional methods, eliminating the need for rigid pastes and solder joints by creating homogeneous electrical contact between the functional devices and their circuits. Additionally, the reparability of E-LIG adds another layer of value, damaged circuits can be restored on demand through relasing, enhancing durability in environments prone to mechanical or thermal stress. Our approach resolves circuit traces as small as 50  $\mu\text{m}$  with excellent electrical properties, meeting the resolution requirements for advanced electronic applications. The seamless integration of conductive vias through LIG graphitization further simplifies the development of double-sided electronics. Additionally, the transferability of E-LIG traces onto flexible and transparent substrates such as silicone broadens the range of potential applications, particularly in wearable electronics and human-machine interfaces. We demonstrated the practical utility of the method through the integration of E-LIG PCBs with various functional LIG devices, including strain sensor, pressure sensor, thin-film heater, and soft electrothermal actuator. These applications highlight the versatility of the developed process and its potential to advance multifunctional printed electronics. In conclusion, our additive, laser-enabled process not only simplifies the fabrication of high-performance flexible electronics but also integrates a range of functional devices seamlessly onto various substrates. Future work will focus on expanding the process for multilayer PCB and 3D circuits, increasing integration density and circuit complexity. Additionally, improving the E-LIG process with techniques like brush and electroless plating could provide automated control, while scaling the process through roll-to-roll manufacturing (Figure S11, Supporting Information), and exploring eco-friendly substrates will be essential for its industrial viability.

## 4. Experimental Section

**Materials and Tools:** Patterning of the porous graphene elements was achieved by direct irradiation of a commercial polyimide (PI) Kapton film that had a thickness of 127  $\mu\text{m}$  (McMaster-Carr, IL, USA) using a  $\text{CO}_2$  laser with a wavelength of 10.6  $\mu\text{m}$  (GCC Spirit GLS-30v). E-LIG was also successfully formed on PI of various thicknesses (25, 50  $\mu\text{m}$ ) which can be found reported in Note S2 and Figure S12 (Supporting Information). This same PI sheet was used to create the solder paste mask for the PCBs. Low-temperature solder paste used for reflowing was Chip Quik NC191LTA10 (ChipQuik, ON, Canada). The elastomer used for coating and transfer was PDMS (Dow Corning Corp., Sylgard 184) which was mixed at a ratio of 10 (base):1 (curing agent) and allowed to cure in the oven at various temperatures. For coating purposes, it was cured at 60  $^\circ\text{C}$  for 2 h.

**Circuit Design and LIG Patterning:** The PCB was designed in Fusion 360 after assembling the components available in the library in an electronic design schematic. Once formed, the design was exported as a PNG to be formatted in Adobe Illustrator which allowed for the addition of tabs. Tabs consisted of small rectangular connections made between certain traces to allow current to flow through all areas that were to be plated as well as larger rectangles in the outer regions of the design where the connection from the power source to the LIG pattern would be established through wires. The design was then exported to CorelDraw where vias were added as a different layer to allow the vias to form under different laser speed and power settings. Vias consisted of small circles, usually 0.25 mm in diameter, to be lasered at a high speed and power to form

a hole in the PI. This allowed the traces on one side of the PI to form a connection to traces on the other side because the lasering process would form LIG on the interior of the hole formed in the PI. The laser settings that were optimized for the patterning were 8% output power (maximum output power 30 W), 10% movement speed, and 1500 pulses  $\text{in}^{-1}$ .

**Copper Electroplating:** Preparation of the LIG pattern for copper electroplating required copper tape, solder, PI tape, and thin wires. The wires were stripped about  $\frac{1}{8}$  in. from each end and individually soldered onto a piece of  $\frac{1}{4}$  in. copper tape. The copper tape was then cut so each piece was attached to one wire, and these pieces were then attached to the tabs of the LIG pattern. The PI tape was placed on top of areas where copper tape and solder were exposed to discourage copper plating on those areas and pushed toward the LIG pattern instead. LIG patterns were electroplated using a standard copper sulfate bath consisting of 710 mL of distilled water, 14.5 g of copper sulfate, 11 g of citric acid, a pinch of polyethylene glycol, and a pinch of iodized salt. All components were allowed to mix on a hot plate solution (60  $^\circ\text{C}$ ), to promote dissolving of particles. The solution was contained in a plastic beaker with a  $\frac{1}{8}$  in.  $\times$  1 in.  $\times$  6 in. copper bar anode immersed inside the bath. A plating power supply was used to apply a current for electroplating. A small air pump was used inside the bath to add agitation to the solution removing bubbles from potentially sticking to the surface and causing nonuniform plating. All plated samples were rinsed with isopropyl alcohol after removal from the plating bath. Once dry, the tabs were removed using a medical scalpel by hand; this process could be replicated using the tab design to laser out those portions automatically. The sample was given a final rinse and left to dry before the population.

**System-Level Integration:** All fabricated circuit boards were based on Atmel SAMD11 microcontroller model ATSAMD11C14A-SSUTD (Microchip Technology, AZ, USA). These boards were initially programmed using the Atmel-ICE development tool and Atmel Studio Software for the bootloader. Later, Arduino IDE was used to flash various programs. After using a mask to apply solder paste to the plated circuit board, SMD components including LEDs, resistors, voltage regulators, capacitors, nMOS-FET transistors, and the SAMD11 microcontroller were placed on their respective pads. The populated circuit board was then placed in an oven at 135  $^\circ\text{C}$  for  $\approx 5$  min to allow the solder paste to melt and for the components to settle into place. Afterward, the sample was taken out of the oven and left to cool before adding any external components such as USB plugs using Z-tape. The sample was tested to see if there were any issues to be debugged, and if not, the board was coated in a thin layer of PDMS and left to cure in the oven at 85  $^\circ\text{C}$  for at least 20 min.

**Characterization:** The microstructures LIG and Cu-LIG were analyzed using an optical microscope (Lynx Evo Projection Microscope, Vision Engineering) and scanning electron microscope (FlexSEM 1000, Hitachi and Quattro ESEM, Thermo Scientific). The confocal Raman microscope spectrum (Apyron, WITec) was acquired with a laser wavelength of 532 nm. All resistance measurements for electrical characterization were captured using data logging and acquisition systems (USB-231 USB DAQ, Digilent, WA, USA).

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

W.B. acknowledges support from the KACST-MIT Ibn Khaldun Fellowship and the KAUST Ibn Rushd Postdoctoral Fellowship. The authors also thank John Difrancesco for technical assistance, Rachele Didero for the pressure sensor design, Saptami Shetty for the SEM support, Ozgun Kilic Afsar for the mechanical testing setup and Cedric Honnet for the valuable research discussions and feedback.

Open Access funding enabled and organized by MIT gold 2025.

## Conflict of Interest

The authors declare no conflict of interest.

## Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## Keywords

additive manufacturing, digital fabrication, flexible electronics, laser writing, printed electronics

Received: November 19, 2024

Revised: January 17, 2025

Published online: March 4, 2025

- [1] W. Gao, H. Ota, D. Kiriya, K. Takei, A. Javey, *Acc. Chem. Res.* **2019**, *52*, 523.
- [2] D. Corzo, G. T. Blazquez, D. Baran, *Front. Electron.* **2020**, *1*, 594003.
- [3] Y. Khan, A. Thielens, S. Muin, J. Ting, C. Baumbauer, A. C. Arias, *Adv. Mater.* **2020**, *32*, 1905279.
- [4] N. El-Atab, R. B. Mishra, F. Al-Modaf, L. Joharji, A. A. Alsharif, H. Alamoudi, M. Diaz, N. Kaiser, M. M. Hussain, *Adv. Intell. Syst.* **2020**, *2*, 2000128.
- [5] M. M. Hussain, N. El-Atab, *Handbook of Flexible and Stretchable Electronics*, CRC Press, Boca Raton, FL **2019**.
- [6] J. LaDou, *Int. J. Hyg. Environ. Health* **2006**, *209*, 211.
- [7] J. Liu, C. Yang, H. Wu, Z. Lin, Z. Zhang, R. Wang, B. Li, F. Kang, L. Shi, C. P. Wong, *Energy Environ. Sci.* **2014**, *7*, 3674.
- [8] P. Teunissen, R. Abbel, T. Eggenhuizen, M. Coenen, P. Groen, in *Handbook of Industrial Inkjet Printing* (Ed: W. Zapka), Wiley-VCH, Weinheim **2017**, pp. 599–616.
- [9] V. Beedasy, P. J. Smith, *Materials* **2020**, *13*, 704.
- [10] S. F. Kamarudin, N. H. Abdul Aziz, H. W. Lee, M. Jaafar, S. Sulaiman, *Adv. Mater. Technol.* **2024**, *9*, 2301875.
- [11] Y. Zhang, G. Shi, J. Qin, S. E. Lowe, S. Zhang, H. Zhao, Y. L. Zhong, *ACS Appl. Electron. Mater.* **2019**, *1*, 1718.
- [12] M. Abas, Q. Salman, A. M. Khan, K. Rahman, *J. Braz. Soc. Mech. Sci. Eng.* **2019**, *41*, 563.
- [13] N. Zavanelli, W.-H. Yeo, *ACS Omega* **2021**, *6*, 9344.
- [14] J. Suikkola, T. Björninen, M. Mosallaei, T. Kankkunen, P. Iso-Ketola, L. Ukkonen, J. Vanhala, M. Mäntysalo, *Sci. Rep.* **2016**, *6*, 25784.
- [15] N. Saengchairat, T. Tran, C. K. Chua, *Virtual Phys. Prototyping* **2017**, *12*, 31.
- [16] H. W. Tan, T. Tran, C. K. Chua, *Virtual Phys. Prototyping* **2016**, *11*, 271.
- [17] H. W. Tan, Y. Y. C. Choong, C. N. Kuo, H. Y. Low, C. K. Chua, *Prog. Mater. Sci.* **2022**, *127*, 100945.
- [18] C. H. Rao, K. Avinash, B. K. S. V. L. Varaprasad, S. Goel, *J. Electron. Mater.* **2022**, *51*, 2747.
- [19] J. Lemarchand, N. Bridonneau, N. Battaglini, F. Carn, G. Mattana, B. Piro, S. Zrig, V. Noël, *Angew. Chem., Int. Ed.* **2022**, *61*, e202200166.
- [20] T. Pinheiro, M. Morais, S. Silvestre, E. Carlos, J. Coelho, H. V. Almeida, P. Barquinha, E. Fortunato, R. Martins, *Adv. Mater.* **2024**, *36*, 2402014.
- [21] F. Zacharatos, M. Makrygianni, R. Geremia, E. Biver, D. Karnakis, S. Leyder, D. Puerto, P. Delaporte, I. Zergioti, *Appl. Surf. Sci.* **2016**, *374*, 117.
- [22] K.-R. Kim, J.-H. Cho, N.-Y. Lee, H.-J. Kim, S.-H. Cho, H.-J. Park, B. Choi, *J. Manuf. Syst.* **2016**, *38*, 107.
- [23] Z. Ahmadi, P. Fathi-Hafshejani, E. Kayali, M. Beidaghi, M. Mahjouri-Samani, *Nanotechnology* **2020**, *32*, 055302.
- [24] J. Lin, Z. Peng, Y. Liu, F. Ruiz-Zepeda, R. Ye, E. L. G. Samuel, M. J. Yacaman, B. I. Yakobson, J. M. Tour, *Nat. Commun.* **2014**, *5*, 5714.
- [25] T.-S. D. Le, H.-P. Phan, S. Kwon, S. Park, Y. Jung, J. Min, B. J. Chun, H. Yoon, S. H. Ko, S.-W. Kim, Y.-J. Kim, *Adv. Funct. Mater.* **2022**, *32*, 2205158.
- [26] R. Ye, D. K. James, J. M. Tour, *Adv. Mater.* **2019**, *31*, 1803621.
- [27] J. Edberg, R. Brooke, O. Hosseinaei, A. Fall, K. Wijeratne, M. Sandberg, *npj Flexible Electron.* **2020**, *4*, 17.
- [28] W. Babatain, N. El-atab, M. M. Hussain, *Adv. Mater. Technol.* **2023**, *8*, 2201094.
- [29] W. Babatain, U. Buttner, N. El-Atab, M. M. Hussain, *ACS Nano* **2022**, *16*, 20305.
- [30] P. Nayak, N. Kurra, C. Xia, H. N. Alshareef, *Adv. Electron. Mater.* **2016**, *2*, 1600185.
- [31] H. Wang, X. Li, X. Wang, Y. Qin, Y. Pan, X. Guo, *Small* **2024**, *20*, 2310612.
- [32] Y. Xu, Q. Fei, M. Page, G. Zhao, Y. Ling, D. Chen, Z. Yan, *Nano Res.* **2021**, *14*, 3033.
- [33] Y. Ling, W. Pang, X. Li, S. Goswami, Z. Xu, D. Stroman, Y. Liu, Q. Fei, Y. Xu, G. Zhao, B. Sun, J. Xie, G. Huang, Y. Zhang, Z. Yan, *Adv. Mater.* **2020**, *32*, 1908475.
- [34] M. G. Stanford, J. T. Li, Y. Chyan, Z. Wang, W. Wang, J. M. Tour, *ACS Nano* **2019**, *13*, 7166.
- [35] S.-Y. Jeong, Y. Ito, Y.-W. Kwon, H. Sun, J.-Y. Chung, M.-E. Suk, N. Sugita, *Adv. Mater. Interfaces* **2023**, *10*, 2300625.
- [36] K. Brousse, S. Pinaud, S. Nguyen, P.-F. Fazzini, R. Makarem, C. Josse, Y. Thimont, B. Chaudret, P.-L. Taberna, M. Respaud, P. Simon, *Adv. Energy Mater.* **2020**, *10*, 1903136.
- [37] L. Cheng, C. S. Yeung, L. Huang, G. Ye, J. Yan, W. Li, C. Yiu, F.-R. Chen, H. Shen, B. Z. Tang, Y. Ren, X. Yu, R. Ye, *Nat. Commun.* **2024**, *15*, 2925.
- [38] Z. Wang, Y. Wu, B. Zhu, Q. Chen, Y. Zhang, Z. Xu, D. Sun, L. Lin, D. Wu, *ACS Appl. Mater. Interfaces* **2023**, *15*, 4713.
- [39] V. Fodorov, K. Ratautas, Z. Mockus, R. Trusovas, L. Mikoliūnaitė, G. Račiukaitis, *Polymers* **2022**, *14*, 781.
- [40] M. Nowak, A. Antończak, P. Koziol, K. Abramski, *Opto-Electron. Rev.* **2013**, *21*, 320.
- [41] R. S. Khandpur, *Printed Circuit Boards: Design, Fabrication, Assembly and Testing*, McGraw-Hill, NY, USA **2006**.
- [42] M. M. Kamel, A. A. El-moemen, S. Rashwan, A. Bolbol, *Metall* **2017**, *71*, 7.
- [43] R. Murray, O. O'Neill, E. Vaughan, D. Iacopino, A. Blake, C. Lyons, D. O'Connell, J. O'Brien, A. J. Quinn, *Nanotechnology* **2022**, *33*, 405204.
- [44] D. X. Luong, K. Yang, J. Yoon, S. P. Singh, T. Wang, C. J. Arnusch, J. M. Tour, *ACS Nano* **2019**, *13*, 2579.
- [45] J. T. Li, M. G. Stanford, W. Chen, S. E. Presutti, J. M. Tour, *ACS Nano* **2020**, *14*, 7911.
- [46] F. Tehrani, M. Beltrán-Gastélum, K. Sheth, A. Karajic, L. Yin, R. Kumar, F. Soto, J. Kim, J. Wang, S. Barton, M. Mueller, J. Wang, *Adv. Mater. Technol.* **2019**, *4*, 1900162.
- [47] C. H. Dreimol, H. Guo, M. Ritter, T. Keplinger, Y. Ding, R. Günther, E. Poloni, I. Burgert, G. Panzarasa, *Nat. Commun.* **2022**, *13*, 3680.
- [48] L. Portilla, K. Loganathan, H. Faber, A. Eid, J. G. D. Hester, M. M. Tentzeris, M. Fattori, E. Cantatore, C. Jiang, A. Nathan, G. Fiori, T. Ibn-Mohammed, T. D. Anthopoulos, V. Pecunia, *Nat. Electron.* **2023**, *6*, 10.
- [49] L.-Q. Tao, H. Tian, Y. Liu, Z.-Y. Ju, Y. Pang, Y.-Q. Chen, D.-Y. Wang, X.-G. Tian, J.-C. Yan, N.-Q. Deng, Y. Yang, T.-L. Ren, *Nat. Commun.* **2017**, *8*, 14579.
- [50] Y.-H. Yen, C.-S. Hsu, Z.-Y. Lei, H.-J. Wang, C.-Y. Su, C.-L. Dai, Y.-C. Tsai, *Micromachines* **2022**, *13*, 1220.

- [51] S. Yang, N. Lu, *Sensors* **2013**, *13*, 8577.
- [52] H. Wang, Z. Zhao, P. Liu, X. Guo, *npj Flexible Electron.* **2022**, *6*, 26.
- [53] Y. Chen, Y. Guo, B. Xie, F. Jin, L. Ma, H. Zhang, Y. Li, X. Chen, M. Hou, J. Gao, H. Liu, Y.-J. Lu, C.-P. Wong, N. Zhao, *Nat. Commun.* **2024**, *15*, 4334.
- [54] J.-U. Lee, C.-W. Lee, S.-C. Cho, B.-S. Shin, *Nanomaterials* **2021**, *11*, 3093.
- [55] I. Naseri, M. Ziaee, Z. N. Nilsson, D. R. Lustig, M. Yourdkhani, *ACS Omega* **2022**, *7*, 3746.
- [56] H. Lim, H. Kwon, H. Kang, J. E. Jang, H.-J. Kwon, *Nat. Commun.* **2023**, *14*, 3114.