


## Article

# Study on Cross-Coupled-Based Sensing Circuits for Nonvolatile Flip-Flops Operating in Near/Subthreshold Voltage Region

Taehui Na 

Department of Electronics Engineering, Incheon National University, Incheon 22012, Korea; taehui.na@inu.ac.kr; Tel.: +82-32-835-8452

**Abstract:** To date, most studies focus on complex designs to realize offset cancelation characteristics in nonvolatile flip-flops (NV-FFs). However, complex designs using switches are ineffective for offset cancelation in the near/subthreshold voltage region because switches become critical contributors to the offset voltage. To address this problem, this paper proposes a novel cross-coupled NMOS-based sensing circuit (CCN-SC) capable of improving the restore yield, based on the concept that the simplest is the best, of an NV-FF operating in the near/subthreshold voltage region. Measurement results using a 65 nm test chip demonstrate that with the proposed CCN-SC, the restore yield is increased by more than 25 times at a supply voltage of 0.35 V, compared to that with a cross-coupled inverter-based SC, at the cost of 18× higher power consumption.

**Keywords:** low voltage; nonvolatile flip-flop; sensing circuit



**Citation:** Na, T. Study on Cross-Coupled-Based Sensing Circuits for Nonvolatile Flip-Flops Operating in Near/Subthreshold Voltage Region. *Micromachines* **2021**, *12*, 1177. <https://doi.org/10.3390/mi12101177>

Academic Editor: Peng Huang

Received: 27 August 2021

Accepted: 28 September 2021

Published: 29 September 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

The nonvolatile flip-flop (NV-FF) is regarded as a potential substitute for the conventional volatile FF [1–4] because of advantages such as zero standby power consumption in the standby mode (power saving), instant-ON from power-down conditions (user-experience improvement and power saving), instant-OFF to the standby mode (power-saving and nonrequirement of external NV memory), and prevention of sudden power failure (reliability improvement). Among the various NV-FF implementations, spin-transfer-torque magnetic tunnel junction (STT-MTJ)-based NV-FFs are considered promising due to their characteristics, including nonvolatility, high endurance, long retention time, CMOS compatibility, scalability, and nil area overhead because of stacking above a MOS transistor [5–8]. An STT-MTJ-based NV-FF has four operational modes: In the normal FF mode, it functions as a conventional volatile FF; in the backup mode, it stores computing data in the STT-MTJs; in the standby mode, the system powers off completely, resulting in zero standby power; in the restore mode, the stored data from the STT-MTJs are restored to the FF core. It is worth noting that NV-FF design should not degrade the performance of the normal FF mode because normal FF mode operation is the predominant operation in an NV system, whereas restore and backup mode operations occur infrequently in Internet-of-Things (IoT) applications.

Recently, it was suggested that offset-cancellation sensing-circuit-based NV-FFs are insensitive to the offset voltage caused by process variation, improving the restore yield [5,6]. However, these NV-FFs are only valid in the super-threshold voltage region, and are very sensitive to process variations in the near/subthreshold voltage region, because multiple switches for offset-cancellation operation become significant contributors to the offset voltage.

In this study, we investigate two cross-coupled-based sensing circuits for an NV-FF operating in the near/subthreshold voltage region (<0.4 V): a popular cross-coupled inverter-based sensing circuit (CCI-SC) [7,8], and the proposed cross-coupled NMOS-based sensing circuit (CCN-SC). We demonstrate that the CCN-SC achieves better restore yield in the near/subthreshold voltage region on the notion that the simplest is the best. For testing

the restore yield, a test IC containing  $8 \times 8$  CCI-SC and CCN-SC arrays is fabricated using 65 nm CMOS technology. The simulation/measurement results show that, compared to the CCI-SC, the proposed CCN-SC has more than  $25 \times$  restore yield at a supply voltage ( $V_{DD}$ ) of 0.35 V.

### 2. State-of-the-Art NV-FFs

Figure 1 shows the circuit diagrams of two state-of-the-art NV-FFs [5,6]. To independently optimize the SC and flip-flop core, the two NV-FFs are based on the separated latch and sensing circuit structure [9,10]. Even though these two NV-FFs have offset cancellation characteristics, offset cancellation becomes ineffective as  $V_{DD}$  decreases. This is because not only the main transistors (NL and NR) for amplification but also the other transistors acting as switches have a significant impact on the restore yield. Figure 2a indicates that the restore yield of the two state-of-the-art NV-FFs become zero when  $V_{DD}$  is 0.7 V. Even if extremely large devices and low threshold voltage ( $V_{th}$ ) devices are used for all the transistors, the restore yield becomes zero when  $V_{DD}$  is 0.35 V as depicted in Figure 2b. Note that the pMOSCAP size must be impractically large ( $200 \mu\text{m}/0.1 \mu\text{m}$  (W/L)) to have a capacitance of 200 fF. This figure clearly indicates that even if the NV-FF size is impractically increased, the target restore yield of  $4\sigma$  cannot be achieved when  $V_{DD} < 0.4$  V.





Figure 1. Circuit diagrams of state-of-the-art NV-FFs: (a) Song's NV-FF [5]; (b) Na's NV-FF [6]. Figure 1a is reproduced/adapted with permission from ref [5].



**Figure 2.** Simulated restore yield of the state-of-the-art NV-FFs according to  $V_{DD}$ . (a) Typical  $V_{th}$  devices are used for PT, NL, NR, and NB. For all the other transistors, low- $V_{th}$  devices are used. In this simulation,  $MTJ_A = 3 \text{ k}\Omega$ ,  $MTJ_B = 6 \text{ k}\Omega$ , each phase time = 20 ns,  $C_{SA} = 20 \text{ fF}$ ,  $C_{CP} = 10 \text{ fF}$ ,  $W_{PT} = 2 \text{ }\mu\text{m}$ ,  $W_{NB} = W_{NL} = W_{NR} = W_{NL2} = W_{NR2} = 1 \text{ }\mu\text{m}$ ,  $W_{switch} = 0.21 \text{ }\mu\text{m}$ , and the minimum length = 0.06  $\mu\text{m}$  for all the transistors. (b) Extremely large devices (10 times larger than the condition in Figure 2a) and low- $V_{th}$  devices are used for all the transistors. In this simulation,  $MTJ_A = 3 \text{ k}\Omega$ ,  $MTJ_B = 6 \text{ k}\Omega$ , each phase time = 200 ns,  $C_{SA} = 200 \text{ fF}$ ,  $C_{CP} = 100 \text{ fF}$ ,  $W_{PT} = 20 \text{ }\mu\text{m}$ ,  $W_{NB} = W_{NL} = W_{NR} = W_{NL2} = W_{NR2} = 10 \text{ }\mu\text{m}$ ,  $W_{switch} = 2.1 \text{ }\mu\text{m}$ , and the minimum length = 0.06  $\mu\text{m}$  for all the transistors.


How can  $V_{DD}$  be further decreased to reduce the overall power consumption of IoT/mobile devices? All digital units such as inverters, NAND, and NOR gates can operate correctly even at  $V_{DD} = 0.4 \text{ V}$  or less unless the performance is not a matter. Thus, if the  $V_{DD}$  of the NV-FF is reduced, the overall  $V_{DD}$  for IoT/mobile devices can be reduced, resulting in an ultra-low-power design.

### 3. Proposed CCN-SC

As previously mentioned, the state-of-the-art NV-FFs with complex operations are highly ineffective for offset cancellation if  $V_{DD}$  is lower than the near-threshold voltage region. Interestingly, a simple circuit that does not include complex offset cancellation could be better for restoring operations when  $V_{DD}$  is in the near/subthreshold region as per the simplest is the best concept (there are fewer contributors to the offset voltage). Figure 3a shows the circuit diagram of the CCI-SC [7,8]. The circuit of the proposed CCN-SC (Figure 3b) is simpler than that of the CCI-SC because the total number of transistors is reduced from eight to six, and the number of critical transistors influencing the restore yield is reduced from six (PT, PL, PR, NL, NR, NB) to four (PT, NL, NR, NB).

The restore mode operation of the CCI-SC includes the following two phases: precharge and comparison. In the precharge phase, the write enable (WE) and sense enable (SE) signals are zero. Thus, both  $OUT_{SC}$  and  $OUTB_{SC}$  are precharged to  $V_{DD}$ . In the comparison phase, WE remains zero but SE becomes unity. The stored data in the MTJs are first compared based on the difference in resistance between  $MTJ_A$  ( $R_{MTJ_A}$ ) and  $MTJ_B$  ( $R_{MTJ_B}$ ) and are then amplified by the positive feedback of the CCI (PL, NL, PR, and NR). If  $R_{MTJ_A}$  is lesser than  $R_{MTJ_B}$ ,  $OUT_{SC}$  is discharged more rapidly than  $OUTB_{SC}$ . Further, using positive feedback,  $V_{OUT_{SC}}$  and  $V_{OUTB_{SC}}$  are amplified to rail-to-rail voltages (GND and  $V_{DD}$ , respectively). The restore mode operation of the CCN-SC is almost the same as that of the CCI-SC except for the GND precharge of  $OUT_{SC}$  and  $OUTB_{SC}$  in the precharge phase, more rapid charging of  $OUTB_{SC}$  than  $OUT_{SC}$  in the comparison phase if  $R_{MTJ_A}$  is lesser than  $R_{MTJ_B}$ , and finally, the non-rail-to-rail voltages  $V_{OUT_{SC}}$  and  $V_{OUTB_{SC}}$  because of the intrinsic nature of the CCN structure. These non-rail-to-rail voltages may necessitate additional cross-coupled PMOS latch circuits or latch-type sense amplifiers (SAs) in the CCN-SC if an inverter is insufficient for converting the non-rail-to-rail volt-

ages to rail-to-rail ones. Note that the write circuit shown in Figure 1 can be used for the proposed CCN-SC.



**Figure 3.** Circuit diagrams of cross-coupled-based SCs for NV-FFs: (a) CCI-SC [7,8]; (b) Proposed CCN-SC.

#### 4. Measurement/Simulation Results

Figure 4 displays the die photo and structure of the test chip implemented using 65 nm CMOS technology. The structure includes nine  $8 \times 8$  CCI-SC arrays and  $8 \times 8$  CCN-SC arrays, each, with different sizes and resistances for yield testing. Diffusion resistors are used for the MTJ resistance [11]. To compare the restore yield under the same conditions, a voltage-latched SA with double switches and transmission gate access transistors (DSTA-VLSA) [11,12] is used in the CCI-SC as well as CCN-SC. The low MTJ resistance value of 3–5 k $\Omega$  is based on [13–17].




Figure 4. Die image of the test chip implemented using 65 nm CMOS technology.

Figure 5 shows the simulated transient responses of the CCI-SC + DSTA-VLSA and CCN-SC + DSTA-VLSA.  $V_{OUT\_SA}$  and  $V_{OUTB\_SA}$  are the output voltages of the DSTA-VLSA. The  $V_{DD}$  precharge of CCI-SC, GND precharge of CCN-SC, and the non-rail-to-rail output voltages of CCN-SC are depicted. In addition, it is indicated that the CCN-SC (only one failed sample among 1000 simulations) has a better restore yield than the CCI-SC (more than 10 failed samples).





Figure 5. Simulated transient responses. In this simulation,  $V_{DD} = 0.35$  V,  $MTJ_A = 5$  k $\Omega$ ,  $MTJ_B = 6$  k $\Omega$ , and the critical transistor (PT, PL, PR, NL, NR, NB in CCI-SC, and PT, NL, NR, NB in CCN-SC) width = 128  $\mu$ m. 1000 sets of Monte Carlo simulations are performed. (a) CCI-SC + DSTA-VLSA. (b) CCN-SC + DSTA-VLSA.

Figure 6 shows the simulated and measured restore yield of the CCI-SC and CCN-SC according to the critical transistor width at  $V_{DD} = 0.35$  V. Five test chips were used for the measurements. Compared to Figure 2b, which shows that the state-of-the-art NV-FFs have zero restore yield at  $V_{DD} = 0.35$  V even if the size is impractically large, Figure 6a with the same MTJ condition clearly shows that the restore yield of both CCI-SC and CCN-SC can be positive and increase with the critical transistor width. Even though the restore yield of CCI-SC and CCN-SC are almost the same when the resistance difference between  $MTJ_A$  and  $MTJ_B$  is 3 k $\Omega$  (Figure 6a), Figure 6b demonstrates that when the resistance difference decreases to 1 k $\Omega$  considering MTJ variation, the restore yield of the CCN-SC decreases slightly, whereas that of the CCI-SC decreases drastically. This is because, in the CCI-SC, not only the NL/NR  $V_{th}$  mismatch but also the PL/PR  $V_{th}$  mismatch degrades the restore yield, whereas, in the CCN-SC, only the NL/NR  $V_{th}$  mismatch degrades the restore yield. In addition, because of the lower IR drop from  $V_{DD}$  to GND in the CCN-SC (due to the

absence of a PL/PR transistor), the effective  $V_{DD}$  is higher. Therefore, the CCN-SC has a better restore yield than the CCI-SC.



**Figure 6.** Simulated/measured restore yield according to the critical transistor width. A fixed width of 4 μm is used for the precharge transistors (PPL, PPR, NPL, NPR) and DSTA-VLSA transistors. A length of 0.06 μm is used for all the transistors. (a) When  $V_{DD} = 0.35$  V,  $MTJ_A = 3$  kΩ,  $MTJ_B = 6$  kΩ. (b) When  $V_{DD} = 0.35$  V,  $MTJ_A = 5$  kΩ,  $MTJ_B = 6$  kΩ.

Quantitatively, when the resistance difference between  $MTJ_A$  and  $MTJ_B$  is 1 kΩ, and the critical transistor width is 64 μm (128 μm), the measured restore yield of the CCI-SC and CCN-SC are  $1.01\sigma$  ( $1.82\sigma$ ) and  $1.74\sigma$  ( $>3\sigma$ , no failed samples), respectively. This corresponds to restore failure rates of 15.62% (3.44%) and 4.09% ( $<0.13\%$ ), respectively. Thus, by employing the proposed CCN-SC in an NV-FF, the restore yield can be improved by 3.8x ( $>25\times$ ). It should be noted that when the critical transistor width is the same, the layout area of the CCN-SC is only 2/3 that of the CCI-SC because of the more compact and simpler circuit. Thus, when the restore yield is compared in the iso-area condition, the restore yield difference between the CCI-SC and CCN-SC is expected to increase. Even though the power consumption of the CCN-SC is 18 times higher under the condition shown in Figure 5 because of the DC current caused by the non-rail-to-rail output voltages, decreasing  $V_{DD}$  can further reduce the system power. In addition, the restore mode power consumption of the NV-FF can be ignored because restore mode operation occurs infrequently in IoT applications.

## 5. Conclusions

This paper proposed a novel CCN-SC that can improve the restore yield, based on the concept that the simplest is the best, of an NV-FF operating in the near/subthreshold voltage region. Experimental results using a fabricated 65 nm test chip as well as simulation results proved the effectiveness of the proposed CCN-SC with which more than 25 times improvement in the restore yield was achieved, compared to the CCI-SC, at a cost of 18 times higher power consumption.

**Funding:** This work was supported by the Incheon National University Research Grant in 2021.

**Acknowledgments:** The chip fabrication and EDA tool were supported by the IC Design Education Center (IDEC), Korea.

**Conflicts of Interest:** The author declares no conflict of interest.



## References

1. Sakimura, N.; Sugibayashi, T.; Nebashi, R.; Kasai, N. Nonvolatile magnetic flip-flop for standby-power-free SoCs. *IEEE J. Solid-State Circuits* **2009**, *8*, 2244–2250. [[CrossRef](#)]
2. Singhal, V.K.; Menezes, V.; Chakravarthy, S.; Mehendale, M. A 10.5  $\mu\text{A}/\text{MHz}$  at 16 MHz single-cycle non-volatile memory access microcontroller with full state retention at 108 nA in a 90 nm process. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 148–149.
3. Liu, Y.; Wang, Z.; Lee, A.; Su, F.; Lo, C.P.; Yuan, Z.; Lin, C.C.; Wei, Q.; Wang, Y.; King, Y.C.; et al. A 65 nm ReRAM-enabled nonvolatile processor with  $6\times$  reduction in restore time and  $4\times$  higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; pp. 84–86. [[CrossRef](#)]
4. Su, F.; Liu, Y.; Wang, Y.; Yang, H. A ferroelectric nonvolatile processor with 46  $\mu\text{s}$  system-level wake-up time and 14  $\mu\text{s}$  sleep time for energy harvesting applications. *IEEE Trans. Circuits Syst. I* **2017**, *3*, 596–607. [[CrossRef](#)]
5. Song, B.; Choi, S.; Kang, S.H.; Jung, S.-O. Offset-cancellation sensing-circuit-based nonvolatile flip-flop operating in near-threshold voltage region. *IEEE Trans. Circuits Syst. I* **2019**, *8*, 2693–2972. [[CrossRef](#)]
6. Na, T. Robust offset-cancellation sensing-circuit-based spin-transfer-torque nonvolatile flip-flop. *IEEE Access* **2020**, *8*, 159806–159815. [[CrossRef](#)]
7. Zhao, W.; Chappert, C.; Javerliac, V.; Noziere, J.-P. High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuit. *IEEE Trans. Magn.* **2009**, *10*, 3784–3787. [[CrossRef](#)]
8. Jung, Y.; Kim, J.; Ryu, K.; Kim, J.P.; Kang, S.H.; Jung, S.-O. An MTJ-based non-volatile flip-flop for high-performance SoC. *Int. J. Circuit Theory Appl.* **2012**, *42*, 394–406. [[CrossRef](#)]
9. Ryu, K.; Kim, J.; Jung, J.; Kim, J.P.; Kang, S.H.; Jung, S.-O. A magnetic tunnel junction based zero standby leakage current retention flip-flop. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **2012**, *11*, 2044–2053. [[CrossRef](#)]
10. Na, T.; Ryu, K.; Kim, J.; Kang, S.H.; Jung, S.-O. A comparative study of STT-MTJ based non-volatile flipflop. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 19–23 May 2013; pp. 109–112.
11. Na, T.; Song, B.; Kim, J.P.; Kang, S.H.; Jung, S.-O. Offset-canceling current-sampling sense amplifier for resistive nonvolatile memory in 65 nm CMOS. *IEEE J. Solid-State Circuits* **2017**, *2*, 496–504. [[CrossRef](#)]
12. Na, T.; Woo, S.-H.; Kim, J.; Jeong, H.; Jung, S.-O. Comparative study of various latch-type sense amplifiers. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **2014**, *2*, 425–429. [[CrossRef](#)]
13. Kang, S.H. Embedded STT-MRAM for energy-efficient and cost-effective mobile systems. In *Symposium on VLSI Technology: Digest of Technical Papers*; IEEE: Piscataway, NJ, USA, 2014; pp. 1–2.
14. Kang, S.H.; Park, C. MRAM: Enabling a sustainable device for pervasive system architectures and applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 38.2.1–38.2.4. [[CrossRef](#)]
15. Kan, J.J.; Park, C.; Ching, C.; Ahn, J.; Xue, L.; Wang, R.; Kontos, A.; Liang, S.; Bangar, M.; Chen, H.; et al. Systematic validation of  $2\times$  nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance. In Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. 27.4.1–27.4.4. [[CrossRef](#)]
16. Shi, Y.; Oh, S.; Huang, Z.; Lu, X.; Kang, S.H.; Kuzum, D. Performance prospects of deeply scaled spin-transfer torque magnetic random-access memory for in-memory computing. *IEEE Electron Device Lett.* **2020**, *7*, 1126–1129. [[CrossRef](#)]
17. Na, T.; Kang, S.H.; Jung, S.-O. STT-MRAM sensing: A review. *IEEE Trans. Circuits Syst. II Exp. Briefs.* **2021**, *1*, 12–18. [[CrossRef](#)]