



Article Clustering Algorithms on Low-Power and High-Performance Devices for Edge Computing Environments

Marco Lapegna ^{1,*}, Walter Balzano ², Norbert Meyer ³ and Diego Romano ⁴

- ¹ Department of Mathematics and Applications, University of Naples Federico II, 80126 Napoli, Italy
- ² Department of Electrical Engineering and Information Technology, University of Naples Federico II, 80126 Napoli, Italy; walter.balzano@unina.it
- ³ Poznan Supercomputing and Networking Center, 61139 Poznan, Poland; meyer@man.poznan.pl
- ⁴ Institute for High Performance Computing and Networking, National Research Council, 80131 Napoli, Italy; diego.romano@icar.cnr.it
- * Correspondence: marco.lapegna@unina.it

Abstract: The synergy between Artificial Intelligence and the Edge Computing paradigm promises to transfer decision-making processes to the periphery of sensor networks without the involvement of central data servers. For this reason, we recently witnessed an impetuous development of devices that integrate sensors and computing resources in a single board to process data directly on the collection place. Due to the particular context where they are used, the main feature of these boards is the reduced energy consumption, even if they do not exhibit absolute computing powers comparable to modern high-end CPUs. Among the most popular Artificial Intelligence techniques, clustering algorithms are practical tools for discovering correlations or affinities within data collected in large datasets, but a parallel implementation is an essential requirement because of their high computational cost. Therefore, in the present work, we investigate how to implement clustering algorithms on parallel and low-energy devices for edge computing environments. In particular, we present the experiments related to two devices with different features: the quad-core UDOO X86 Advanced+ board and the GPU-based NVIDIA Jetson Nano board, evaluating them from the performance and the energy consumption points of view. The experiments show that they realize a more favorable trade-off between these two requirements than other high-end computing devices.

Keywords: edge computing; low-power devices; multi-core computing; GPU computing; clustering algorithms

1. Introduction

The extensive use of devices aimed to collect data through sensor networks according to the Internet of Things (IoT) paradigm produces large datasets representing the knowledge base for addressing significant problems of the modern society [1,2]. As examples of applications based on pervasive data collections, it is possible to report: (i) smartphones or other devices to monitor and predict traffic in large cities to reduce pollution and oil consumption [3]; (ii) environmental sensors on leisure yachts and charter vessels to forecasting the spatial and temporal presence of pollutants in the proximity of mussel farm [4]; (iii) microwave sensors mounted on drones for SAR data processing to monitoring biophysical parameters in extended geographical regions [5]. In all these cases, the data can be sent to centralized servers to define global analysis and forecasts according to a model known as *cloud computing* [6], implemented even through virtualization techniques [7,8].

The main problem of this approach is that such datasets require, on the one hand, the presence of communication networks with low latency and large bandwidth, and on the other hand, the use of large-scale high-performance computing systems. An alternative to this centralized model is based on a distributed data processing, directly carried out by small computing devices closely connected to the sensors, thus defining a model known



Citation: Lapegna, M.; Balzano, W.; Meyer, N.; Romano, D. Clustering Algorithms on Low-Power and High-Performance Devices for Edge Computing Environments . *Sensors* 2021, 21, 5395. https://doi.org/ 10.3390/s21165395

Academic Editors: Marco Picone and Rodrigo Román-Castro

Received: 9 June 2021 Accepted: 7 August 2021 Published: 10 August 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). as *edge computing* [9]. An intermediate model of distributed architecture is known as *fog computing* where multiple edge devices operate under the supervision of a local server in a Local Area Network [10].

We see several benefits in using this paradigm. First of all, the data preprocessing near the collection place allows a reduction in the volume of information to be transmitted to company servers, saving on the cost of communication networks. Furthermore, the described model appears to be more fault-tolerant, as a single failed device can be easily isolated from the network without interrupting the overall service and replaced at a low cost. Moreover, perhaps even through the consortia of several companies, a distributed data collection model allows greater democratization and open access to knowledge. A further advantage of this model is associated with the privacy and security of data because it is possible to significantly reduce sensitive information from spreading on the network. Finally, it allows time-sensitive applications to free themselves from dependence on central servers, improving the real-time potential.

For such reasons, in the current years, we have been observing the rising of a further specialized model identified as High-Performance Edge Computing (HPEC). In this scenario, the needs of high-performance computing move from large and expensive data centers toward small, low-power, high-performance tools deployable on the edge of networks, capable of running complex compute-intensive applications. Consequently, several devices have been introduced on the consumer market that closely integrates, on the same board, microcontrollers for the sensors management and computing units with architectures based on multi-core CPU or GPU, implementing various and sophisticated forms of parallelism. In this regard, we point out that the adoption of parallel architectures inside the computing systems is precisely one of the main strategies to enhance performance without increasing energy consumption [11].

Some of the application areas of most significant interest for edge computing are, without doubt, Artificial Intelligence (AI) and Machine Learning (ML). As an example of this fruitful connection, several authors distinguish between *AI for edge computing*, aimed to improve the efficiency and effectiveness of the infrastructure through AI techniques, and *AI on edge*, aimed to shift intelligence and decision-making ability to the edge of the network, through AI techniques. A comprehensive work, deepening the relations between AI and ML from one side and edge computing from the other one, is [12].

Among the most used ML methodologies, clustering algorithms play a central role in gathering similar data in the same group according to a precise metric. Many surveys focus on clustering techniques and often offer several distinct views and classifications of the algorithms. However, all of them emphasize the computational peculiarities of the *K*-means algorithm, featured by simplicity, ability to scale with the number of attributes and elements, and a reasonable computational complexity mainly in advanced computing systems. For such a reason, the *K*-means algorithm is probably one of the most studied procedures in the ML field [13–15].

Several efforts have been addressed toward parallel implementations of the *K*-means algorithm in several high-performance computing environments in the last years. Significant algorithms are described, for example, in [16] for distributed memory architectures, in [17–19] for multi-core CPUs and in [20] for GPUs based systems. Almost all these studies emphasize the role of a large amount of data as a critical feature to enable an implementation based on the data parallelism programming model.

However, to our knowledge, few studies have been conducted to implement and evaluate clustering algorithms developed explicitly for high-performance and low-power devices. One of them is [21] where the authors compare the performance of three distinct algorithms on an NVIDIA Jetson Xavier platform. In [22] the authors introduce a two-level learning model where the lower level trains a series of local models on multiple edge nodes with limited storage and computing resource, whereas the upper level computes a global model by averaging the trained gradients of each client. However, it should be noted that these two works reenter more correctly in the fog computing field because of the powerful hardware resources used in the experiments and the multilevel software structure. Another paper assessing the problem of moving machine learning applications on low-power devices is [23] where the authors design a novel strategy to optimize the performance of deep learning applications on edge nodes. Finally, in [24], the authors present an FPGA system-on-chip-based architecture that supports the acceleration of ML algorithms in an edge computing environment.

Usually, the process of taking real-time decisions at the edge of the network comprises two distinct steps: (i) data collection through sensors and their organization in some data structure; (ii) real-time analysis of data near the collection place to take suitable actions. Because the latency for the data streaming between the two stages can be considered negligible in the boards for high-performance edge computing, the present work focuses on the second step that, eventually, can represent the bottleneck of the entire process. With more detail, the contribution of this paper is three-fold, addressing some issues not thoroughly investigated in the previous papers: (1) we discuss two distinct forms of parallelism exploitable in a clustering algorithm, based on the features of the boards used for the experiments: a quad-core UDOO X86 Advanced+ board and a GPU-based NVIDIA Jetson Nano board; (2) we improve an existing clustering algorithm for multi-core CPUs for enabling its execution on GPU-based devices, leveraging the previous parallelism models; (3) we introduce a new model based on several parameters combining performance and energy consumption to evaluate the efficiency and effectiveness of the algorithms in edge computing environments.

The paper is then structured as follows: in Section 2 we design a parallel Adaptive *K*-means Algorithm for devices with different architectures; in Section 3 we describe a model for an edge computing environment and the devices we have used for the experiments; in Section 4 we carried out experiments with four different datasets to stress the algorithm in various possible scenarios, the results of which we discuss in Section 5; we report final considerations and ideas for future works in Section 6.

2. Parallelization Strategies for the Adaptive K-Means Algorithm

This section has several objectives: first, we recall the Adaptive *K*-means Algorithm introduced in [18,25] which dynamically increases the number of clusters until reaching a satisfactory homogeneity of the elements in each group. Then, we give some implementation details relating to the employed data structures, intending to describe the different forms of parallelisms introduced in them, taking into account the underlying computing devices' architecture.

2.1. The Adaptive K-Means Algorithm

The Basic *K*-means Algorithm acts on a dataset $S = \{\mathbf{x}_n : \mathbf{x}_n \in \mathbf{R}^d, n = 1, ..., N\}$ containing *N* elements of the *d*-dimensional space. Given an integer *K*, its main aim is to organize the items $\mathbf{x}_n \in S$ in *K* non empty subsets C_k (called *clusters*) making up a partition $\mathcal{P}_K = \{C_k : C_k \subseteq S, k = 1, ..., K\}$ of the dataset *S*. Each cluster contains N_k elements grouped according a given similarity criterion and it is identified with a *d*-dimensional representative vector \mathbf{c}_k called centroid, defined by means of the vector operation:

$$\mathbf{c}_k = \frac{1}{N_k} \sum_{\mathbf{x}_n \in C_k} \mathbf{x}_n \qquad k = 1, ..., K$$
(1)

Usually, the homogeneity among two elements is measured through the Euclidean distance in the *d*-dimensional space, so that the *K*-means algorithm iteratively reorganizes the partition \mathcal{P}_K reassigning each element \mathbf{x}_n to the cluster C_{δ} minimizing the Euclidean distance from its centroid \mathbf{c}_{δ} , that is:

$$||\mathbf{x}_n - \mathbf{c}_{\delta}||_2 = \min_{k=1,\dots,K} ||\mathbf{x}_n - \mathbf{c}_k||_2$$
(2)

until there are not changes in the partition (or the number of the reassignments can be considered negligible).

The following Algorithm 1 is a description of the Basic *K*-means.

It is important to note that, in real problems, it is often impossible to define the value of *K* as input data. For such reason, in [18,25] we have introduced an Adaptive *K*-means Algorithm which increases the value of *K* iteratively until a quality parameter meets the user's requirements. Among the large number of indices proposed in the literature, we used the Root-Mean-Square standard deviation (RMSSD) [13]:

$$R_{\mathcal{P}_K} = \left[\frac{\sum_{k=1}^{K} \sum_{\mathbf{x}_n \in C_k} ||\mathbf{s}_n - \mathbf{c}_k||_2^2}{d(N - K)}\right]^{1/2}$$
(3)

The RMSSD calculates the average affinity of elements in clusters C_k so that the algorithm can increase *K* until the (3) does not show significant reduction when adding a new cluster. The above strategy used to define the number of clusters is known as the "Elbow" method [26].

We observe that in an iterative procedure that increases the number of clusters, at step K the partition \mathcal{P}_{K-1} already groups the element in K clusters according to their similarity. Thus, to reduce the computational cost related mainly to the displacement of the elements among the clusters, our algorithm operates only on the elements showing still little affinity. Usually, the standard deviation

$$V_k = \sqrt{\frac{1}{N_k - 1} \sum_{n=1}^{N_k} ||\mathbf{x}_n - \mathbf{c}_k||_2^2}$$
(4)

measures the affinity of a set of N_K elements in a cluster: the smaller the value V_k is, more similar the elements \mathbf{x}_n with the centroid \mathbf{c}_k are. Therefore, at each step K, our algorithm splits into two subclusters C_{α} and C_{β} only the cluster $C_{\gamma} \in \mathcal{P}_{K-1}$ with the largest standard deviation, that is:

$$C_{\gamma}$$
 such that $V_{\gamma} = max_{k=1,\dots,K-1} V_k$ (5)

and defines the new partition \mathcal{P}_{K} by means:

$$\begin{aligned} K &= 0 \quad \mathcal{P}_0 = \{C_0\} \quad \text{where} \quad C_0 \equiv S \\ K &\geq 1 \quad \mathcal{P}_K = \mathcal{P}_{K-1} - \{C_\gamma\} \cup \{C_\alpha, C_\beta\} \end{aligned}$$
(6)

With the previous definition at hand, we present the following Algorithm 2 as a description of the Adaptive *K*-means Algorithm (see [18,25] for further details):

We remark that the previous ideas take inspiration from well known and widely used procedures known as adaptive algorithms, which operate only on subproblems that show poor values of some quality index, such as, for example, the discretization error in the case of the computation of integrals or computational fluid dynamics (e.g., [27–30]).

Algorithm 2: Adaptive K-means Algorithm
(1) Set the number of clusters $K = 0$
(2) repeat
(2.1) Increase the number of clusters $K = K + 1$
(2.2) find the cluster C_{γ} as in (5)
(2.3) define the new partition of clusters \mathcal{P}_K as in (6)
(2.4) repeat
(2.4.1) for each cluster $C_k \in \mathcal{P}$: update clusters info
(2.4.2) for each $\mathbf{x}_n \in S$: search the cluster C_{δ} as in (2)
(2.4.3) for each $\mathbf{x}_n \in S$: displace \mathbf{x}_n to C_{δ}
until (no change in the reassignment)
(2.5) update $R_{\mathcal{P}_{\mathcal{K}}}$ as in (3)
until (the variation of $R_{\mathcal{P}_{K}}$ is smaller than a given threshold)
••

2.2. Data Structures Organization

Clustering algorithms deal with large amounts of data that need to be stored in very efficient data structures where the whole organization and the data access strategies are critical points in achieving high performance. These issues are even more critical in low-power devices characterized by limited available memory and high latency.

Referring to Figure 1, each *d*-dimensional element \mathbf{x}_n of the dataset is stored in a row of a 2-dimensional $N \times d$ static array *S*. This implementation choice ensures better performance than others using dynamic data structures. Furthermore, since moving each element between clusters (step 2.4.3 of Algorithm 2) has a non-negligible cost of O(d) accesses to memory with a significant impact on the performance, our algorithm leaves the physical storage of the rows unchanged.



Figure 1. Organization of the main data structures in the parallel Adaptive K-means Algorithm.

For accessing the elements in the array *S*, the algorithm then uses a pointers array *PT*, where contiguous items point to the elements of the same cluster. With this structure at hand, Algorithm 2, in step 2.4.3, can displace the elements only acting on the array *PT* with a cost of O(1) memory accesses.

All information featuring a cluster C_k are stored in a structure CD_k called Cluster Descriptor, containing:

- *k*: the cluster identifier
- **c**_{*k*}: the centroids of the cluster
- F_k : a pointer to the item of *PT* referencing the first cluster element
- N_k : the number elements in the cluster
- V_k : the standard deviation of the elements of the cluster

The Cluster Descriptor is updated in step 2.4.1 of Algorithm 2.

The last table of pointers *CT*, called Cluster Table, provides direct access to the Cluster Descriptors.

2.3. Forms of Parallelism

Nowadays, the standard architecture model of the primary high-performance computing systems is organized around computing nodes based on multi-core CPUs with arithmetic accelerator devices [31]. For such a reason, a mandatory first step in building next-generation software stacks for edge computing platforms should be an efficient implementation of clustering algorithms for devices with similar features.

A multi-core CPU contains several independent computing units sharing resources on the node like main memory and bus. To reduce the bottleneck in accessing such resources, they own multiple levels of private cache memory. Furthermore, a private set of registers allows the operating system to dispatch independent threads, enabling the implementation of algorithms designed according to the shared memory Multiple Instruction Multiple Data (MIMD) programming model. The main problem concerning these devices is the risk of *race condition* that is, the achievement of nondeterministic results depending on the thread scheduling order on shared elements in the main memory. For such reason, tools like the semaphores allow the definition of code sections that threads access one at a time.

A floating-point accelerator implements an entirely different parallel programming model. It is based on an architecture initially designed to accelerate typical operations in the images processing field such as texture mapping, rendering, and manipulations of figures' pixels in a coordinate system. In any case, nowadays, high-level programming environments allow their use also for some general-purpose applications. Such devices possess thousands of elementary computing cores operating under common control, implementing a special form of Single Instruction Multiple Data (SIMD) vector processing. Due to this organization, they are well suited to high-throughput computations that exhibit strong data-parallelism. For such a reason, they support traditional CPUs in the sections of the applications requiring massive vector operations, where they can reach several orders of magnitude higher performance than a conventional CPU.

An analysis of the data structures described in Figure 1 allows us to recognize multiple forms of parallelism in the Adaptive *K*-means Algorithm, mainly inside the iteration structure 2.4) representing the computational kernel of the whole procedure. This study allows to achieve the high-performance features in an edge computing environment, where the sensors boards are designed around a hybrid architecture with multi-core CPUs and floating-point accelerators:

- step 2.4.1. This step updates the critical features of each cluster stored in the cluster descriptors CD_k , such as the centroid (1) and the standard deviation of its items (4). Since the updating are independent of each other, the number of clusters K in the cluster table CT is the first level of parallelism with medium granularity we can introduce in the algorithm. We can call it *parallelism at cluster level*. With a multi-core CPU, the operating system can then schedule independent threads, updating the Kclusters descriptors CD_k in a parallel section.
- step 2.4.2. In this task, the total number of elements N in the data structure S determines a finer degree of parallelism, and two strategies can be recognized. Firstly, it is possible to design a multithread version of this step where each thread manages N/P elements independently, with P the number of computing units. Furthermore, mainly with a significant value of N, the SIMD programming model, characteristic of

a floating-point accelerator device, is especially suited for handling the independent items x_n in this section of the algorithm. In both cases, we can call these strategies *parallelism at item level*.

step 2.4.3. This step represents a critical section in Algorithm 2. More precisely, in this step, each element x_n can be eventually assigned to a new cluster according to its distance from the centroid, as in (2). This step can be the source of a high risk of race condition because different threads access the pointer array *PT* concurrently. Step 2.4.3 is then the only task managed in a sequential form in our Adaptive *K*-means Algorithm. On the other hand, this task is a data-intensive step of the whole algorithm.

From the above, we can say that a clustering algorithm like Algorithm 2 is a suitable benchmark to test several features of the devices for an edge computing architecture because it contains both compute-intensive steps (2.4.1 and 2.4.2) and a data-intensive step (2.4.3). Furthermore, it allows testing multiple parallel computing models, like the MIMD shared-memory model and the SIMD model for GPU computing.

3. The Edge Computing Platforms

This section presents a model for an edge computing architecture and introduces the low-power and high-performance devices we used to assess the Adaptive *K*-means Algorithm in this environment.

3.1. A Model for Edge Computing Architectures

Following Figure 2 illustrates the basic structure of edge computing environment that we can describe as a multilayer architecture.



Figure 2. The basic edge computing architecture.

Peripheral computing resources connected with the sensors deployed at the network's edge represent the lowest layer of the architecture. They allow close interaction with the user running real-time applications with prompt responsiveness and high quality of services. In any case, they have a limited capacity of computing power and storage, so that for some applications, it is necessary to forward data or specific requests to the upper level of the architecture.

At the intermediate level, there are proximity servers aimed to support devices at the edge. Several activities can be carried out at this level: from data caching to load balancing

among devices to data transfer without completely involving the network. The proximity of these resources to the network peripheral allows better performance with a limited increase in latency.

Centralized high-end computing resources like high-performance clusters and large data servers compose the highest level of the architecture, where the primary aim is to receive data and information from the underlying level periodically. Since these computing resources reside far from the edge devices, they exhibit significant latency, mainly for large environments. In any case, they can provide supplementary computing resources in terms of data processing and storage to run large applications and build global models.

It is easy to see that the peripheral structure of an edge computing architecture is a critical issue. In the event of a massive number of resource-constrained devices requiring significant compute support from proximity servers, there is a high risk of losing the benefits of low latency and high responsiveness, which remains one of the primary goals of such software architecture. On the other hand, the availability of devices with sophisticated computing resources, even if small in size and with low energy consumption, avoid frequent request to the proximity server, guaranteeing the best Quality of Service level.

3.2. UDOO X86 Advanced+

The UDOO X86 Advanced+ [32] (2017) is a 120×85 mm board integrating an Intel Celeron N3160 (Braswell) CPU with 4 core running at 2.24 GHz and an Intel Curie microcontroller implementing the Arduino 101 interface. A 4GB dual-channel DDR3L Memory RAM is directly soldered on-board, while a 32 GB eMMC acts as secondary memory. The board features a total of 36-pin GPIO available on the external Pinout connectors. Furthermore, other standard interfaces are available (1 HDMI and two miniDB++ ports, 4 USB and 1 microSD ports, 1 Bluetooth module, 1 Gigabit Ethernet interface, 1 slot for a wireless module, and 1 HD audio connector). The board needs to be supplied with an external 12 V power unit with a declared Thermal Design Point (TDP) of 6 Watt. In the following, for our experiments, we use the TDP as an estimate of the maximum energy consumption per second of a CPU when running real applications. The operating temperature ranges between 0 and 60 degrees Celsius. We provided the board with a Linux Ubuntu 18.04 distribution with a standard GNU C compiler and POSIX thread library.

3.3. NVIDIA Jetson Nano

The NVIDIA Jetson Nano [33] (2019) is a small computing board (only 69×45 mm) mounting a stripped-down version of the System-on-Chip Tegra X1. It needs to be supplied with an external 5 V power unit with a declared TDP set to 5 or 10 Watt. The board integrates an ARM Cortex A57 CPU with 4 core running at 1.47 GHz (0.918 GHz when working at 5 Watt) and an NVIDIA Maxwell GPU with 128 core running at 921 MHz (640 MHz when working at 5 Watt). A 4 GB 64-bit LPDDR4 chip is available on the board as main memory, while a slot can accommodate a microSD card as secondary memory. The board mounts 40-pin GPIOs, and several standard interfaces with the outside world are available ($4 \times USB$, $1 \times HDMI$, $1 \times Gigabit Ethernet$, M.2 Key E for Wifi support). The operating temperature ranges between -25 and 80 Celsius. The Jetson Nano Developer Kit that can be downloaded from NVidia provides a Linux Ubuntu operating system and the main components of the CUDA environment.

4. Experiments

This section describes the experiments we conducted to verify the effectiveness of the low-power devices in running the Adaptive *K*-mean algorithm. First, we introduce the test problems, and then we report the results both from the performance and the energy consumption point of view.

4.1. Test Problems

We assessed the effectiveness and efficiency of the Adaptive *K*-means Algorithm on the described low-power devices on some classic datasets taken from the University of California (UCI) Machine Learning Repository [34]. The datasets represent cases coming from different application areas, and different values feature them for the number of items N, the dimension d, and the number of clusters K, to consider several scenarios:

- **Letters** [35]. This problem is a middle-size dataset where the aim is to identify a blackand-white rectangular image as a letter in the English alphabet. The whole dataset contains N = 20,000 images, each of them representing a character through d = 16numerical attributes describing some specific feature (dimension of the image, edge counts, number of pixels, ...). For this test, the number of clusters is K = 26.
- Wines [36]. In this problem, the items represent N = 4898 samples of Portuguese wines through d = 11 numerical attributes describing some organoleptic features (e.g., acidity, sweetness, alcohol content). According to their quality, the wines are clustered in K = 11 groups (a value from 0 to 10).
- **Cardio** [37]. In this problem, the dataset items represent N = 2126 fetal cardiotocographic reports (CTGs), each of them described with d = 21 diagnostic features (e.g., acceleration, pulsation, short and long term variability, and other physiological features). The primary aim of the dataset is to classify the elements in K = 10 morphologic patterns.
- **Clients** [38]. In this dataset, the items refer to a marketing campaign of a banking institution. Each of the N = 45,211 elements is the numerical description of possible clients according to d = 16 features (e.g., job, education, age, marital status). The items are classified in K = 2 clusters.

4.2. Tests on the UDOO X86 Advanced+ Board

To test Algorithm 2 on the UDOO X86 Advanced+ board, we implemented it with the standard C language in the Ubuntu Linux 18.04 operating system; the POSIX Thread library has been used to handle the threads implementing the parallelism at cluster level in step 2.4.1, and the parallelism at the item level in step 2.4.2. More precisely, in step 2.4.1, the *K* clusters are assigned to the *P* threads in a round-robin fashion operating on the cluster table *CT*. Similarly, in step 2.4.2, the *N* items are assigned to the *P* threads in chunks of N/P contiguous elements, operating on the pointers array *PT*.

The purpose of the first experiment is to evaluate the performance of the Adaptive *K*means Algorithm using the described test cases through the traditional values of Speed-up and Efficiency:

$$S_P = \frac{T_1}{T_P}$$
 $E_P = \frac{S_P}{P}$

In the previous definitions, T_P is the total execution time with P threads. We observe here that, on each core of the modern CPUs, it is generally possible to run several threads, but, in such a configuration, they share computation time alternating use ofphysical resources without effective parallel execution. For this reason, we run the tests with only one thread per core in order to measure the effective concurrency of the compute units.

Figure 3 reports the results of such experiments on the described test problems, showing the execution time in seconds, the Speed-up, and the Efficiency with P = 1, P = 2, and P = 4 threads.





Furthermore, we report in Figures 4 and 5 the execution times and corresponding values for S_P and E_P also for steps 2.4.1 and 2.4.2 of the algorithm. With these values, we can then estimate the effective parallelism implemented in these steps. In this regard, we remind that step 2.4.3 is a sequential task and does not significantly benefit from increasing the number of threads.



Figure 4. Execution time (in seconds), Speed-up and Efficiency of step 2.4.1 Algorithm 2 on the UDOO X86 Advanced+ board.



Figure 5. Execution time (in seconds), Speed-up and Efficiency of step 2.4.2 of Algorithm 2 on the UDOO X86 Advanced+ board.

Finally, for a more penetrating evaluation of the UDOO X86 Advanced+ board when running Algorithm 2, let us compare its energy consumption with the two following systems:

- **Haswell-DT:** (H-DT) a 4-core Intel Core i5-4460S CPU for desktop segment running at 2.9 GHz with a TDP of 65 Watt (2014).
- **Coffee Lake-S:** (CL-S) an 8-core Intel Core i9-9900K CPU for server segment running at 3.6 GHz with a TDP of 95 Watt (2018).

To estimate the energy consumption of a given CPU, we consider the product among the execution time (in second) and the TDP (in Joule/second) More precisely:

$$H^{(CPU)} = T_4^{(CPU)} \cdot TDP^{(CPU)} = [second] \cdot \frac{[Joule]}{[second]}$$
(7)

where we introduced the CPU name as a superscript. From the dimensional point of view, the (7) is an estimate of the energy consumed by a given CPU for executing Algorithm 2 with P = 4 threads. With this definition at hand, we then introduce the following ratio:

$$R_1 = H^{(CPU)} / H^{(UDOO)}$$

The value of R_1 estimates how more significant the energy consumption $H^{(CPU)}$ is than that of the equivalent value $H^{(UDOO)}$ of the UDOO board used as a baseline. In Figure 6 we report the execution time of Algorithm 2 on the UDOO X86 Advanced+ board with P = 4 threads compared with that of the two systems based on the Haswell-DT and the Coffe Lake-S CPUs. In the same figure, we also report the values of R_1 . Finally, we remark that we conducted these experiments always using P = 4 core. For such reason, we then consider only half of the TDB of the Coffee Lake-S CPU to consider the reduced number of computing units we employed.





Figure 6. Execution time (in seconds) and energy consumption ratio R_1 of two high-end CPU compared with the UDOO X86 Advanced+ board.

4.3. Tests on the NVIDIA Jetson Nano Board

To test Algorithm 2 on the NVIDIA Jetson Nano board, we realized a new implementation with the standard C language in the Ubuntu Linux 18.04 operating system supplied with the native Developer Kit. The POSIX Thread library has been used to parallelize steps 2.4.1 and 2.4.2, as described for the UDOO X86 Advanced+ board code. Furthermore, we employed the CUDA programming environment to introduce parallelism at the item level in step 2.4.2. More precisely, in this step, the N/P items assigned to each POSIX thread are handled in a CUDA kernel with the same number of independent threads. With this strategy, each CUDA thread is in charge of executing step 2.4.2 on a single item that can be accessed through the pointers array *PT*.

In the first experiment, we evaluate the energy efficiency with the board set at 5 and 10 Watt. To this aim, in a similar way to the (7), we consider the energy consumption with P = 4 threads $H^{(TDP)} = T_4^{(TDP)} \cdot TDP$ using the device TDP setting as superscript. With this definition, we report the total execution times in seconds $T_4^{(TDP)}$ with the two settings in Figure 7, where we introduced also the values of the ratio:

$$R_2 = H^{(5)} / H^{(10)}$$

that measures the power consumption of the 5 Watt setting versus the 10 Watt setting. The values refer to the execution with only CPU usage as well as with the GPU usage to accelerate floating-point computation.



Figure 7. Execution time (in seconds) and energy consumption ratio R_2 of the NVIDIA Jetson Nano with two different TDP.

In all cases, the ratio $R_2 = H^{(5)} / H^{(10)}$ is always less than 1, showing a correlation between the frequency setting and the energy consumption. For such reason, the subsequent experiments on the NVIDIA Jetson Nano board are always run with the 5 Watt setting.

To study the performance of the NVIDIA Jetson Nano board on the test cases described at the beginning of this section, let us consider the execution time T_P achieved running Algorithm 2 only on the host CPU with P = 4 threads. Then we consider the execution time T_P^* achieved with the use of the GPU as a floating-point accelerator, and then we calculate the ratio

$$R_3 = T_P / T_P^*$$

that represents the performance gain obtained through GPU usage. Following Figure 8 reports the achieved values with P = 1 and P = 4 threads on the CPU and the performance gain R_3 .

Furthermore, we report in Figure 9 the same values only for step 2.4.2 of the algorithm. With these values, we can then estimate the effective parallelism implemented in this step. In this regard, we remind that step 2.4.2 is the only task implementing the SIMD programming model, characteristic of a floating-point accelerator device.

We complete the analysis of the features of the NVIDIA Jetson Nano, comparing the energy consumption with those of two other systems mounting a GPU as a floating-point accelerator:

- **Tesla K20c:** (T-K20) a system based on an NVIDIA Tesla K20c GPU (2012) with 2496 CUDA cores running at 0.706 GHz with a global memory of 5 GBytes and a TDP of 225 Watt. The host CPU is a 4-core Intel Core i7-950 running at 3.07 GHz;
- **RTX 3070:** (RTX) a system based on an NVIDIA GeForce RTX 3070 GPU (2020) with 5888 CUDA cores running at 1.75 GHz with a global memory of 8 GBytes and a TDP of 220 Watt. The host CPU is an 8-core Intel Core i9-9900K running at 3.6 GHz;

For these two systems, defined $H^{(GPU)}$ similarly as in (7), in Figure 10, we report the execution time of Algorithm 2 by using the GPU as a floating-point accelerator for the CPU when running with P = 4 threads and the values of the ratio:

$$R_4 = H^{(GPU)} / H^{(Jetson)}$$



that evaluates how greater the energy consumption $H^{(GPU)}$ is than that of the equivalent value $H^{(Jetson)}$ used as a baseline.

Figure 8. Execution time (in seconds) of Algorithm 2 on the NVIDIA Jetson Nano board and performance gains R_3 obtained through GPU usage.



Figure 9. Execution time (in seconds) of step 2.4.2 of Algorithm 2 on the NVIDIA Jetson Nano board and performance gains R_3 obtained through GPU usage.



Figure 10. Execution time (in second) and energy consumption ratio R_4 of two other GPUs compared with the NVIDIA Jetson Nano board.

5. Discussion

Figure 3 shows good values for the Speed-up S_P and Efficiency E_P with the quad-core UDOO X86 Advanced+ board. Mainly for significant problems (e.g., Letter), we obtain very high values also with four threads. This achievement is even more evident from observing the results reported in Figures 4 and 5, showing the performance only for steps 2.4.1 and 2.4.2 able to exploit the MIMD shared memory parallelism of the CPU. Step 2.4.1 implements parallelism among the cluster, so the efficiency values increase with K. As an example, for the Client problem, where K = 2, we achieve unsatisfactory values. Figure 5 shows even better results for S_P and E_P , where the parallelism is implemented among the N elements x_n , allowing a better load balancing among the threads. In any case, a crucial issue for devices of an edge computing environment is their ability to achieve high performance with a reduced energy consumption per unit time. Figure 6 allows us to study this fundamental aspect. Comparing the execution times of two high-end multi-core CPUs, with those of the UDOO X86 Advanced+ board, we observe that, with P = 4 threads, the Haswell-DT and the Coffe Lake-S CPUs executed Algorithm 2 between four and eight times faster, but with a TDP it was about ten times more significant. The ratio R_1 among the energy consumptions $H^{(CPU)} = T_{A}^{(CPU)} \cdot TDP^{(CPU)}$ for the execution of Algorithm 2 show that, from this point of view, the UDOO X86 Advanced+ board is as efficient as the Coffe Lake-S CPU and between two and three times more efficient than the Haswell-DT CPU.

It is possible to draw similar conclusions looking at the results of the experiments on the NVIDIA Jetson Nano board. First of all, we already noted in Figure 7 that the best energy efficiency is achieved with the TDP set to 5 Watt. From the performance point of view, Figure 8 shows a significant performance increment when using a GPU as a floating-point accelerator, mainly for significant problems (e.g., Letter problem), confirming the devices' ability to carry out real ML applications. These conclusions are more evident by observing the values in Figure 9, where are reported the execution time and the performance gain R_3 for step 2.4.2 of the Adaptive *K*-means Algorithm, implementing suitable parallelism for the GPU. For low-dimension problems, namely the Cardio problem (with N = 2126 items in the dataset) or the Clients problem (with only K = 2 clusters), we report a less significant performance gain because such values are not able to exploit the computational power of the GPU. Much more interesting are the tests aimed to measure energy consumption. The comparison of the execution times on the NVIDIA Jetson Nano T_4^* and on the other systems $T_4^{(GPU)}$ in Figure 10 shows that the NVIDIA Jetson Nano board executes the Adaptive *K*-means Algorithm from 5 to 10 times slower than the NVIDIA Tesla K20c and NVIDIA RTX 3070 cards, but with much smaller power consumption. More precisely, the achieved values of $R_4 = H^{(GPU)}/H^{(Jetson)}$ show that the NVIDIA Jetson Nano board is between 4 and 10 times more energy-efficient than other high-level GPUs.

The results achieved from the experiments confirm, therefore, the possibility of the low-power and high-performance devices being used effectively in an edge computing environment because of their ability to achieve good performance with reduced energy consumption on actual clustering algorithms. In both cases, the best energy efficiency is achieved at the expense of a lack of absolute performance, sometimes necessary in some real-time processes. However, it is interesting to point out that the low economic cost of these devices (between 100 and 200 Euros on the consumer market) allows, if necessary, to quickly increase the number of data collection and processing points, implementing a form of distributed computing which eventually involves only the proximity servers responsible for load balancing. This strategy is remarkably flexible and efficient, as it allows to increase the aggregate computational power only in the network sections with this need, without using more powerful devices that require more energy.

6. Conclusions

In the last ten years, we have witnessed an exponential growth of sensor networks that collect data in various application areas to transmit them to remote servers for subsequent processing. However, the Internet of Things model thus created produces enormous volumes of data every day that require, on the one hand, networks with low latency and high bandwidth, and on the other hand, high-performance computing resources. Therefore, it is often preferable to directly process the data at the collection site through low-energy devices that integrate sensors with the computing resources on the same card.

In this work, we concentrated our attention on the implementation and evaluation of algorithms on some small-size devices that promise to provide high-performance computing power with reduced energy consumption. As a case study, we used a clustering algorithm that has the characteristics to be helpful to support decisions on the edge of the network without the involvement of central servers. The algorithm has been implemented in two versions to consider the different architectures used and tested using data sets with different features to consider several possible scenarios.

The obtained results show that these current devices for high-performance computing for edge computing, while not reaching absolute computing powers comparable to modern high-end CPUs, exhibit a better ratio between the achieved performance and energy consumption when executing clustering algorithms. The synergy of such devices and Machine Learning algorithms confirms the premise of widespread deployment of decisionmaking points in the network's periphery and opens new scenarios in several scientific and social fields.

In any case, fundamental problems still need to be solved, and further work is required before we see widespread and efficient networks with distributed decision points. Among these, it remains to define the strategies for balancing and scheduling the tasks between peripheral devices and centralized servers with the associated coordination protocols, the development of machine learning applications capable of processing streaming of data collected in real-time by the sensors, or the issues related to the delivery of a federated global identity management framework for provisioning secure ICT services, or the development of mixed precision algorithms to improve the ratio between performance and energy consumption. Some of these aspects will be the subject of further works still in progress that can benefit from methodologies developed for similar scenarios with distributed structure and high-performance demand even in wireless networks [39–41].

Author Contributions: Conceptualization M.L.; methodology M.L., W.B., N.M., D.R.; software and data curation M.L., D.R.; investigation and formal analysis W.B. and N.M.; writing M.L., W.B., N.M., D.R.; supervision and funding acquisition M.L. All authors have read and agreed to the published version of the manuscript.

Funding: This work has been supported by the Department of Mathematics and Applications of the University of Naples Federico II (project SFUDEST).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: This work is conducted in the framework of the research agreement "High-Performance Computing at the Edge" between the Department of Mathematics and Applications of the University of Naples Federico II and the Department of Sciences and Technologies of the University of Naples Parthenope.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Cheptsov, A.; Koller, B.; Adami, D.; Davoli, F.; Mueller, S.; Meyer, N.; Lazzari, P.; Salon, S.; Watzl, J.; Schiffers, M.; et al. e-Infrastructure for Remote Instrumentation. *Comput. Statdards Interfaces* **2012**, *34*, 476–484. [CrossRef]
- Khan, R.; Khan, S.U.; Zaheer, R.; Khan, S. Future Internet: The Internet of Things Architecture, Possible Applications and Key Challenges. In Proceedings of the 10th International Conference on Frontiers of Information Technology, Islamabad, Pakistan, 17–19 December 2012; pp. 257–260.
- 3. Balzano, W.; Murano, A.; Stranieri, S. Logic-based clustering approach for management and improvement of VANETs. J. High Speed Netw. 2017, 23, 225–236. [CrossRef]
- Di Luccio, D.; Riccio, A.; Galletti, A.; Laccetti, G.; Lapegna, M.; Marcellino, L.; Kosta, S.; Montella, R. Coastal Marine Data Crowdsourcing Using the Internet of Floating Things: Improving the Results of a Water Quality Model. *IEEE Access* 2020, *8*, 101209–101223. [CrossRef]
- 5. Romano, D.; Lapegna, M.; Mele, V.; Laccetti, G. Designing a GPU-parallel algorithm for raw SAR data compression: A focus on parallel performance estimation. *Future Gener. Comput. Syst.* **2020**, *112*, 695–708. [CrossRef]
- 6. Foster, I.; Gannon, D. Cloud Computing for Science and Engineering; The MIT Press: Cambridge, MA, USA, 2017.
- Laccetti, G.; Montella, R.; Palmieri, C.; Pelliccia, V. The high performance internet of things: Using GVirtus to share high-end GPUs with ARM based cluster computing nodes. In *Parallel Processing and Applied Mathematics PPAM 2013*; Wyrzykowski R., Dongarra J., Karczewski K., Wasniewski J., Eds.; Lecture Notes in Computer Science; Springer: Cham, Switzerland, 2014; Volume 8384, pp. 734–744.
- Marcellino, L.; Montella, R.; Kosta, S.; Galletti, A.; Luccio, D.D.; Santopietro, V.; Ruggieri, M.; Lapegna, M.; D'Amore, L.; Laccetti, G. Using GPGPU accelerated interpolation algorithms for marine bathymetry processing with on-premises and cloud based computational resources. In *Parallel Processing and Applied Mathematics PPAM 2017*; Wyrzykowski, R., Dongarra, J., Deelman, E., Karczewski, K., Eds.; Lecture Notes in Computer Science; Springer: Cham, Switzerland, 2018; Volume 10778, pp. 14–24.
- 9. Yu, W.; Liang, F.; He, X.; Hatcher, W.G.; Lu, C.; Lin, J.; Yang, X. A Survey on the Edge Computing for the Internet of Things. *IEEE Access* **2018**, *6*, 6900–6919. [CrossRef]
- 10. Yousefpour, A.; Fung, C.; Nguyen, T.; Kadiyala, K.; Jalali, F.; Niakanlahiji, A.; Kong, J.; Jue, J.P. All one needs to know about fog computing and related edge computing paradigms: A complete survey. *J. Syst. Archit.* **2019**, *98*, 289–330. [CrossRef]
- 11. Dongarra, J.; Gannon, D.; Fox, G.; Kennedy, K. The Impact of Multicore on Computational Science Software. *CT Watch. Q.* 2007, *3*, 1–10.
- 12. Deng, S.; Zhao, H.; Fang, W.; Yin, J.; Dustdar, S.; Zomaya, A.Y. Edge Intelligence: The Confluence of Edge Computing and Artificial Intelligence. *IEEE Internet Things J.* **2020**, *7*, 7457–7469. [CrossRef]
- 13. Gan, D.G.; Ma, C.; Wu, J. *Data Clustering: Theory, Algorithms, and Applications*; ASA-SIAM Series on Statistics and Applied Probability; SIAM: Philadelphia, PA, USA; ASA: Alexandria, VA, USA, 2007.
- 14. Patibandla, R.S.M.L.; Veeranjaneyulu, N. Survey on Clustering Algorithms for Unstructured Data; Springer: Singapore, 2018.
- 15. Xu, D.; Tian, Y. A Comprehensive Survey of Clustering Algorithms. Ann. Data Sci. 2015, 2, 165–193. [CrossRef]
- Dhillon, I.S.; Modha, D.S. A Data-Clustering Algorithm on Distributed Memory Multiprocessors. In *Large-Scale Parallel Data Mining*; Zaki, M.J., Ho, C.T., Eds.; Lecture Notes in Computer Science; Springer: Berlin/Heidelberg, Germany, 2002; Volume 1759, pp. 245–260.
- 17. Kraus, J.M.; Kestler, H.A. A highly efficient multi-core algorithm for clustering extremely large datasets. *BMC Bioinform*. **2010**, *11*, 169. [CrossRef]
- 18. Laccetti, G.; Lapegna, M.; Mele, V.; Romano, D.; Szustak, L. Performance enhancement of a dynamic K-means algorithm through a parallel adaptive strategy on multi-core CPUs. *J. Parallel Distrib. Comput.* **2020**, *145*, 34–41. [CrossRef]

- Savvas, I.K.; Tselios, D. Combining distributed and multi-core programming techniques to increase the performance of k-means algorithm. In Proceedings of the IEEE 26th International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE), Poznan, Poland, 21–23 June 2017; pp. 95–100.
- 20. Cuomo, S.; Angelis, V.D.; Farina, G.; Marcellino, L.; Toraldo, G. A GPU-accelerated parallel K-means algorithm. *Comput. Electr. Eng.* **2019**, *75*, 262–274. [CrossRef]
- 21. Cecilia, J.M.; Cano, J.C.; Garcia, J.M.; Llanes, A.; Imbernon, B. Evaluation of Clustering Algorithms on GPU-based Edge Computing Platforms. *Sensors* 2020, 20, 6335. [CrossRef]
- McMahan, H.B.; Moore, E.; Ramage, D.; Hampson, S.; y Arcas, B.A. Communication-Efficient Learning of Deep Networks from Decentralized Data. In Proceedings of the 20th International Conference on Artificial Intelligence and Statistics, Fort Lauderdale, FL, USA, 20–22 April 2017; Volume 54, pp. 1273–1282.
- 23. Li, H.; Ota, K.; Dong, M. Learning IoT in Edge: Deep Learning for the Internet of Things with Edge Computing. *IEEE Netw.* 2018, 32, 96–101. [CrossRef]
- 24. Karras, K.; Pallis, E.; Mastorakis, G.; Nikoloudakis, Y.; Batalla, J.M.; Mavromoustakis, C.X.; Markakis, E. A Hardware Acceleration Platform for AI-Based Inference at the Edge. *Circuits, Syst. Signal Process.* **2020**, *39*, 1059–1070. [CrossRef]
- Lapegna, M.; Mele, V.; Romano, D. An Adaptive Strategy for Dynamic Data Clustering with the K-Means Algorithm. In *Parallel Processing and Applied Mathematics PPAM 2019*; Wyrzykowski, R., Deelman, E., Dongarra, J., Karczewski, K., Eds.; Lecture Notes in Computer Science; Springer: Cham, Switzerland, 2020; Volume 12044, pp. 101–110.
- 26. Halkidi, M.; Batistakis, Y.; Vazirgiannis, M. On clustering validation techniques. J. Intell. Inf. Syst. 2001, 17, 107–145. [CrossRef]
- 27. Haase, W.; Misegades, K.; Naar, M. Adaptive grids in numerical fluid dynamics. *Numer. Methods Fluids* **1985**, *5*, 515–528. [CrossRef]
- 28. Laccetti, G.; Lapegna, M.; Mele, V.; Romano, D.; Murli, A. A Double Adaptive Algorithm for Multidimensional Integration on Multicore Based HPC Systems. *Int. J. Parallel Program.* **2012**, *40*, 397–409. [CrossRef]
- 29. Laccetti, G.; Lapegna, M.; Mele, V.; Montella, R. An adaptive algorithm for high-dimensional integrals on heterogeneous CPU-GPU systems. *Concurr. Comput. Pract. Exp.* **2019**, *31*, e4945. [CrossRef]
- Thompson, J.F. A survey of dynamically-adaptive grids in the numerical solution of partial differential equations. *Appl. Numer. Math.* 1985, 1, 3–27. [CrossRef]
- 31. The Top 500 List. Available online: https://www.top500.org (accessed on 6 August 2021).
- 32. UDOO X86 Documentation. Available online: https://www.udoo.org/docs-x86/Introduction/Introduction.html (accessed on 6 August 2021).
- NVIDIA Jetson Nano Documentation. Available online: https://developer.nvidia.com/embedded/jetson-nano-developer-kit (accessed on 6 August 2021).
- 34. Dua, D.; Graff, C. *UCI Machine Learning Repository*; Science; University of California: Irvine, CA, USA, 2019. Available online: http://archive.ics.uci.edu/ml (accessed on 6 August 2021).
- 35. Frey, P.W.; Slate, D.J. Letter Recognition Using Holland-style Adaptive Classifiers. Mach. Learn. 1991, 6, 161–182. [CrossRef]
- 36. Cortez, P.; Cerdeira, A.; Almeida, F.; Matos, T.; Reis, J. Modeling wine preferences by data mining from physicochemical properties. *Decis. Support Syst.* **2009**, 47, 547–553. [CrossRef]
- 37. Ayres-de-Campos, D.; Bernardes, J.; Garrido, A.; Marques-de-Sa, J.; Pereira-Leite, L. SisPorto 2.0 A Program for Automated Analysis of Cardiotocograms. *J. Matern. Fetal Neonatal Med.* **2000**, *5*, 311–318.
- 38. Moro, S.; Cortez, P.; Rita, P. A Data-Driven Approach to Predict the Success of Bank Telemarketing. *Decis. Support Syst.* 2014, 62, 22–31. [CrossRef]
- Balzano, W.; Murano, A.; Vitale, F. SNOT-WiFi: Sensor network-optimized training for wireless fingerprinting. J. High Speed Netw. 2018, 24, 79–87. [CrossRef]
- 40. Barone, G.B.; Boccia, V.; Bottalico, D.; Campagna, R.; Carracciuolo, L.; Laccetti, G.; Lapegna, M. An Approach to Forecast Queue Time in Adaptive Scheduling: How to Mediate System Efficiency and Users Satisfaction. *Concurr. Comput. Pract. Exp.* **2016**, 45, 1164–1193. [CrossRef]
- Siddiqi, J.; Akhgar, B.; Naderi, M.; Orth, W.; Meyer, N.; Tuisku, M.; Pipan, G.; Gallego, M.L.; Garcia, J.A.; Cecchi, M.; et al. Secure ICT services for mobile and wireless communications: A federated global identity management framework. In Proceedings of the Third International Conference on Information Technology: New Generations, ITNG 2006, Las Vegas, USA, 10–12 April 2006; Volume 2006, pp. 351–356.