

Article

A 2.5 V, 2.56 ppm/°C Curvature-Compensated Bandgap Reference for High-Precision Monitoring Applications

Guangqian Zhu, Zhaoshu Fu, Tingting Liu, Qidong Zhang * and Yintang Yang

School of Microelectronics, Xidian University, Xi'an 710071, China; zhugq@stu.xidian.edu.cn (G.Z.); combfu@163.com (Z.F.); tingtingliu1997@163.com (T.L.); ytyang@xidian.edu.cn (Y.Y.)

* Correspondence: qdzhang@xidian.edu.cn; Tel.: +86-153-1993-8896

Abstract: This work presents a high-precision high-order curvature-compensated bandgap voltage reference (BGR) for battery monitoring applications. The collector currents of bipolar junction transistor (BJT) pairs with different ratios and temperature characteristics can cause greater nonlinearities in ΔV_{EB} . The proposed circuit additionally introduces high-order curvature compensation in the generation of ΔV_{EB} , such that it presents high-order temperature effects complementary to V_{EB} . Fabricated using a 0.18 μm BCD process, the proposed BGR generates a 2.5 V reference voltage with a minimum temperature coefficient of 2.65 ppm/°C in the range of -40 to 125 °C. The minimum line sensitivity is 0.023%/V when supply voltage varies from 4.5 to 5.5 V. The BGR circuit area is $382 \times 270 \mu\text{m}^2$, and the BMIC area is $2.8 \times 2.8 \text{ mm}^2$.

Keywords: bandgap reference; curvature compensation; low temperature coefficient; BCD process; battery monitoring



Citation: Zhu, G.; Fu, Z.; Liu, T.; Zhang, Q.; Yang, Y. A 2.5 V, 2.56 ppm/°C Curvature-Compensated Bandgap Reference for High-Precision Monitoring Applications. *Micromachines* **2022**, *13*, 465. <https://doi.org/10.3390/mi13030465>

Academic Editor: Aiqun Liu

Received: 3 March 2022

Accepted: 16 March 2022

Published: 18 March 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

The battery management system (BMS) guarantee the working performance and service life of the battery, and provides new energy management for various applications such as electric vehicles (EVs), energy storage system, and aerospace satellites. Battery monitoring (including voltage, current, temperature, State of Charge (SOC), State of Health (SOH)) is the most basic and core application of the BMS. In typical BMS, it is necessary to constantly evaluate various parameters pertaining to Li-ion battery packs. Monitoring precision is the fundamental guarantee for the reliability and performance of EVs. Figure 1 presents the structure of the proposed BMS.




Figure 1. The structure of the proposed BMS.

“One master, many slaves” architecture is used for our BMS. The master unit (MU) mainly measures the total voltage, total current, pressure and collision information of the battery pack, calculates the SOC and SOH values, and controls multiple slave units (SUs). The SUs mainly sense the voltage of each battery cell and the temperature of several points in the BMS box. Communication between MU and SUs is through a controller area

network (CAN) interface. The battery monitoring integrated circuit (BMIC) is the most significant device used in the BMS slave unit. It connects directly to the battery pack and is designed to monitor multiple cell voltages and temperatures [1,2]. Figure 2 presents the structure of the proposed BMIC.




Figure 2. The structure of the proposed BMIC.

In order to achieve a high-integration and low-power BMS design as much as possible, a multiplexer structure is used in the BMIC to expand the number of measurable battery cells, and then a high-precision reference circuit and ADC are used to ensure the measurement accuracy. In this structure, the monitoring error mainly comes from the error on the multi-channel sensing channel, the ADC error and the reference error. The accuracy of the voltage reference is the most important criterion that determines the precision of battery monitoring, and it is also an indispensable part in other precision sensors or applications [3–5].

Bandgap voltage reference (BGR) is the mainstream temperature- and voltage- insensitive reference used in the field. In high-precision BGR applications, the use of only first-order linear compensation [6–12] is insufficient for achieving the required temperature coefficient (TC). Effective and simple high-order temperature compensation methods have thus become the norm for optimized circuit design. The curvature-compensation methods reported in the literature [13–22] further offset the temperature nonlinearity of the emitter-base voltage (V_{EB}). The topologies in [13] combine opposing curvature characteristics produced by the two BGR cores to achieve the reference voltage. However, even with high-order temperature compensation, the output voltage inevitably drifts owing to factors such as process spread, device aging, and stress. Therefore, the on-chip calibration or trimming structure after production is important to ensure accuracy. The BGR circuits in [14,16] were designed specifically for battery management applications; specifically, the switched-capacitor bandgap reference in [14] and its high-order compensation are achieved by replacing the analog circuitry with a more sophisticated digital correction algorithm [15]. The internal temperature sensor and a lookup table will incur additional cost. The topologies in [16] have piecewise exponential curvature compensation such that good temperature characteristics can be obtained over a wide temperature range, however, the compensation structure is slightly complicated. A zero TC biased MOSFET compensation method is used in [17], but the untrimmed reference voltage is greatly affected by process spread. The circuit in [18] is an ultra-low-power BGR structure, but the TC of the reference voltage is extremely large.

This paper presents a V_{EB} -based high-order curvature-compensated BGR with a low TC over a temperature range of -40 to 125 °C. The designs in [19] exploit different collector currents to enable logarithmic curvature compensation of ΔV_{EB} . Based on the idea, a new ΔV_{EB} generation structure is also proposed. The remainder of this paper is organized as follows. Section 2 illustrates the principle of the proposed BGR, and Section 3 presents the experimental results; the conclusions are presented in Section 4.

2. Principles of the Proposed BGR

2.1. Basic BGR Topologies

The V_{EB} of a bipolar junction transistor (BJTs) (or V_{BE} for an NPN transistor) is a complementary-to-absolute-temperature (CTAT) parameter with a TC of about -1.6 mV/°C, and the temperature dependence of V_{EB} [23] can be expressed as

$$V_{EB}(T) = V_{G0}(T_r) - \underbrace{[V_{G0}(T_r) - V_{EB0}(T_r)]T/T_r}_{\text{linear}} - \underbrace{V_T(\eta - \theta) \ln(T/T_r)}_{\text{nonlinear}}, \quad (1)$$

where $V_{G0}(T_r)$ is the extrapolated bandgap voltage at a reference temperature T_r , η is a temperature-insensitive parameter [24], and θ is the temperature dependence order of the collector current. Figure 3 shows two widely used BGR structures based on the first-order temperature compensation.




Figure 3. Schematic of the widely used BGR structures: (a) voltage-mode; (b) current-mode.

The bandgap voltage V_{bgr} of the voltage-mode BGR [6] in Figure 3a is given by

$$V_{bgr} = V_{EB} + \frac{R_2}{R_1} \Delta V_{EB} = V_{EB} + \frac{R_2}{R_1} \cdot \frac{kT}{q} \ln(N), \quad (2)$$

and the V_{bgr} of the current-mode BGR [7] in Figure 3b is given as

$$V_{bgr} = R_3 \left(\frac{V_{EB}}{R_2} + \frac{\Delta V_{EB}}{R_1} \right) = \frac{R_3}{R_2} V_{EB} + \frac{R_3}{R_1} \cdot \frac{kT}{q} \ln(N), \quad (3)$$

where $V_T = kT/q$ is the thermal voltage with a TC of about 85 μ V/°C, k is the Boltzmann constant, q is the electron charge, and N is the emitter-area ratio of Q_2 to Q_1 .

First-order compensation can only decrease the TC of V_{ref} to about 13 ppm/°C in the presence of nonlinearity [6–12]. In high-precision battery monitoring, it is necessary to detect voltage changes below 3 mV, and the TC of the reference voltage must be less than or equal to 6 ppm/°C [16]. Therefore, further reduction of the TC requires compensation of the higher-order terms related to $T \ln(T)$ in V_{EB} .

2.2. Insertion of Nonlinear Compensation in ΔV_{EB}

The current-mode or voltage-mode BGRs primarily use the proportional-to-absolute-temperature (PTAT) characteristic of ΔV_{EB} , where ΔV_{EB} is expressed as

$$\Delta V_{EB} = V_{EB1} - V_{EB2} = \frac{kT}{q} \ln\left(N \cdot \frac{I_{c1}}{I_{c2}}\right). \tag{4}$$

If the collector currents I_{c1} and I_{c2} of the PNP BJT pair (Q_1 and Q_2) have the same temperature characteristics, and ΔV_{EB} is a more easily controllable linear compensation term. However, if the TC of collector currents are different, then a nonlinear term is introduced into ΔV_{EB} through the logarithm function.

Therefore, based on the conventional BGR structures in Figure 3, the principle of the curvature-compensated BGR in this work is shown in Figure 4. Based on the original bias current I_x of Q_1 and Q_2 , the current I_y is introduced and drawn to form the difference in the collector currents of the BJT pair. I_x and I_y have different temperature characteristics, which lead to an increase in the nonlinearity of ΔV_{EB} . Hence, ΔV_{EB} is rewritten as

$$\Delta V_{EB} = V_T \cdot \ln(N) + V_T \cdot \ln\left(\frac{1 + I_y/I_x}{1 - I_y/I_x}\right). \tag{5}$$




Figure 4. Principle of the proposed curvature compensation BGR.

Assuming that I_y/I_x is a temperature-dependent function, i.e., $x(T) = I_y/I_x$. The natural logarithm has the Maclaurin series

$$\ln(1 + x) = (-1)^{n+1} \sum_{n=1}^{\infty} \frac{x^n}{n} = x - \frac{x^2}{2} + \frac{x^3}{3} \dots + (-1)^{n+1} \cdot \frac{x^n}{n}, \tag{6}$$

which converges for $|x| < 1$. The logarithmic term in ΔV_{EB} can thus be calculated as

$$\ln\left(\frac{1 + x}{1 - x}\right) = 2\left(x + \frac{x^3}{3} + \frac{x^5}{5} + \frac{x^7}{7} + \dots + \frac{x^{2n-1}}{2n-1}\right). \tag{7}$$

From the Taylor expansion results, it is evident that the logarithmic function can compensate for the third-order term at least. It is worth noting that $|x| < 1$ is a necessary condition, so it must be guaranteed during circuit design. To simulate the compensation ef-

fects of (7) on the nonlinear term $T \ln(T)$ in V_{EB} , construct the temperature-related functions $F_1(T)$ and $F_2(T)$ for the ideal calculations. $F_1(T)$ and $F_2(T)$ are expressed as

$$\begin{cases} F_1(T) = -r_0 \cdot T \cdot \ln\left(\frac{T}{T_r}\right) \\ F_2(T) = r_0 \cdot T \cdot \ln\left(\frac{1+h \cdot T}{1-h \cdot T}\right) \end{cases}, \quad (8)$$

where r_0 is a constant, and h is a coefficient that ensures $hT < 1$. $F_1(T)$ and $F_2(T)$ were combined in different proportions to obtain the predicted compensation results shown in Figure 5.




Figure 5. Ideal results calculated for the proposed curvature compensation.

It is observed that the deviation between the maximum and minimum values of $F_1(T)$ after compensating for $F_2(T)$ is only 4% of that before compensation, which better suppresses the nonlinear term in V_{EB} and realizes curvature compensation.

In Figure 4, after obtaining the ΔV_{EB} with high-order compensation effect, the ΔV_{EB} with the coefficient R_2/R_1 is obtained through R_1 , R_2 , M_1 and M_3 , and it is added to the V_{EB} of Q_3 to obtain the compensated bandgap voltage V_{bgr} . In order to further obtain the required reference voltage, the final reference voltage V_{ref} is obtained through the negative feedback structure composed of R_3 , R_4 , R_{t1} and the amplifier. V_{ref} can be expressed as

$$V_{ref} = \frac{R_3}{R_3 + R_4 + R_{t1}} \cdot V_{bgr} = \frac{R_3}{R_3 + R_4 + R_{t1}} \cdot \left(V_{EB} + a \cdot \frac{R_2}{R_1} \Delta V_{EB} \right), \quad (9)$$

where the parameters a is the size ratio of M_1 and M_3 .

2.3. Implementation of the Proposed Circuit

According to the ideal results obtained above, the main design goal is to introduce a nonlinear ΔV_{EB} in the BGR core circuit. Figure 6 presents the implementation of the proposed circuit, including a start-up circuit, a nonlinear ΔV_{EB} -based curvature-compensated BGR core circuit, a temperature-independent current generating structure, and a final reference voltage output.




Figure 6. Schematic of the proposed curvature-compensated BGR circuit.

The R_5 and NMOS M_{12} , M_{13} , M_{14} constitute a start-up circuit to drive the reference circuit out of the degenerate bias point when the supply voltage V_{DD} is turned on. When V_{DD} rises, M_{12} and M_{13} are turned on, and the gate voltage of the PMOS current mirrors is pulled down. After the whole circuit is started, M_{14} is turned on, and M_{12} and M_{13} are turned off.

The traditional scheme of ΔV_{EB} generation uses currents with the same temperature characteristics to drive a pair of BJTs. The main difference in the proposed nonlinear ΔV_{EB} generation unit is that two sets of currents with different temperature characteristics are used to drive two sets of BJTs (Q_1 and Q_3 , Q_2 and Q_4). The ΔV_{EB} of the proposed BGR is then given as

$$\Delta V_{EB} = V_{EB1} + V_{EB2} - V_{EB3} - V_{EB4} = 2V_T \cdot \ln(N) + V_T \cdot \ln\left(\frac{I_{c3}}{I_{c1}}\right) + V_T \cdot \ln\left(\frac{I_{c4}}{I_{c2}}\right), \quad (10)$$

where the emitter area ratios of Q_3 to Q_1 and Q_4 to Q_2 are both $N = 24$. Analyzing the collector current of each BJT, Q_1 and Q_3 are biased from the classic PTAT current ($I_{R1} = \Delta V_{EB}/R_1$). However, the collector currents of Q_2 and Q_4 are mainly the temperature-insensitive current I_0 mirrored by M_6 , which are changed by the compensation currents I_{co1} and I_{co2} . Thus, the high-order temperature characteristics of ΔV_{EB} are changed.

The voltage V_{fb} is equal to V_{ref} because of the effects of the amplifier and NMOS source follower M_9 . The temperature-insensitive current I_0 can be expressed as

$$I_0(T) = \frac{V_{ref}}{R_{tb}(T)} = \frac{V_{ref}}{R_{tb}(T_r) \cdot [1 + \alpha(T - T_r)]}, \quad (11)$$

where the temperature also affects the resistance, the current obtained is not strictly temperature-independent.

I_{co1} and I_{co2} are obtained by mirroring I_{R1} , and are written as

$$\begin{cases} I_{co1} = y_1 \cdot I_{R1} = \frac{(W/L)_{10}}{(W/L)_9} \cdot \frac{(W/L)_7}{(W/L)_1} \cdot I_{R1} + z_{trim1} \cdot I_{R1} \\ I_{co2} = y_2 \cdot I_{R1} = \frac{(W/L)_8}{(W/L)_1} \cdot I_{R1} - z_{trim2} \cdot I_{R1} \end{cases}, \quad (12)$$

where y_1 and y_2 are the size ratios between the corresponding metal-oxide semiconductors. The parameters z_{trim1} and z_{trim2} are set by the trimming module in Figure 6, and the parameters y_1 and y_2 are adjusted to change the temperature drift of the output. Based on I_{R1} and I_0 , the corresponding I_{c1} , I_{c2} , I_{c3} , I_{c4} and parameters are expressed as

$$\begin{cases} I_{c1} = I_{R1} \\ I_{c3} = b \cdot I_{R1} = \frac{(W/L)_3}{(W/L)_1} \cdot I_{R1} \\ I_{c2} = x_1 \cdot I_0 - I_{co1} = \frac{(W/L)_2}{(W/L)_6} \cdot I_0 - y_1 \cdot I_{R1} \\ I_{c4} = x_2 \cdot I_0 + I_{co2} = \frac{(W/L)_4}{(W/L)_6} \cdot I_0 + y_2 \cdot I_{R1} \end{cases}. \quad (13)$$

The drain currents of M_3 , M_8 , M_{10} and M_{11} are obtained by mirroring M_1 , those of M_2 and M_4 are mirrored from M_6 , and the parameters b , x_1 , x_2 , y_1 and y_2 are the scale coefficients. By substituting (13) into (10), we obtain

$$\Delta V_{EB} = V_T [2 \ln(N) + \ln(b)] + V_T \ln \left(\frac{x_2 \cdot I_0 + y_2 \cdot I_{R1}}{x_1 \cdot I_0 - y_1 \cdot I_{R1}} \right). \quad (14)$$

Assuming that $x_2 = cx_1$ and $y_2 = cy_1$, where c is a constant. (14) can be rewritten as

$$\begin{aligned} \Delta V_{EB} &= V_T [2 \ln(N) + \ln(b) + \ln(c)] + V_T \ln \left(\frac{1+y_1/x_1 \cdot I_{R1}/I_0}{1-y_1/x_1 \cdot I_{R1}/I_0} \right) \\ &= \underbrace{V_T \ln(bcN^2)}_{\text{linear}} + \underbrace{V_T \ln \left(\frac{1+h \cdot T}{1-h \cdot T} \right)}_{\text{nonlinear}}. \end{aligned} \quad (15)$$

In Equation (15), it can be seen that the curvature compensation term shown as $F_2(T)$ in Equation (8) is introduced into ΔV_{EB} to compensate for the nonlinearity of V_{EB} . Once the desired ΔV_{EB} is obtained, I_{R1} is mirrored by M_5 , and the resulting V_{bgr} is expressed as

$$\begin{aligned} V_{bgr} &= V_{EB} + a \cdot \frac{R_2}{R_1} \Delta V_{EB} \\ &= V_{EB} + a \cdot \frac{R_2(T)}{R_1(T)} \left[V_T \ln(bcN^2) + V_T \ln \left(\frac{1+y_1/x_1 \cdot I_{R1}/I_0}{1-y_1/x_1 \cdot I_{R1}/I_0} \right) \right]. \end{aligned} \quad (16)$$

Substitute (16) into (9) to obtain the final reference voltage V_{ref} .

2.4. Process Variations and Trimming

The BJTs, resistances, and current mirrors in the proposed BGR circuit are the main sources of error owing to process variations and mismatches. BGR error sources are classified into two types: PTAT and non-PTAT errors. The errors caused by the spread of BJT saturation current and resistances R_1 and R_2 are mainly of the PTAT type. The BJT current gain spread, BJT base resistance, opamp offset, and BJT collector current mismatches mainly constitute the non-PTAT errors.

PTAT errors are easily eliminated; thus, non-PTAT errors often determine the achievable precision of the BGR and require additional structures to ensure circuit accuracy. The proposed circuit contains many current mirror structures to provide bias and compensation currents for different BJTs. To minimize mismatches in the current mirrors, cascode-type current mirrors are used in the circuit to improve precision. In addition, the non-PTAT

errors caused by process changes affect the proposed high-order curvature compensation method. The proposed trimming structure is shown in Figure 7.




Figure 7. Schematic of the proposed trimming structure in BGR circuit: (a) resistance R_{12} Trimming; (b) compensation current trimming.

Figure 7a is a 4-bit trimming resistance network [16] for I_0 scaling, which is mainly used to ensure that the I_0 change caused by the resistance spread does not affect the curvature compensation precision. At the same time, the change of I_0 will also change the parameters c in (16). Figure 7b also depicts a 4-bit trimming structure for scaling the compensation currents I_{co1} and I_{co2} in the proposed circuit. This trimming structure is connected to the two nodes A and B shown in Figure 6 to change the parameters y_1/x_1 in (16) and achieve curvature compensation trimming. The two trimming blocks ensure appropriate curvature compensations in the presence of process variations or different application requirements. There are also trimming resistance R_{t1} connected to the output to adjust the reference voltage V_{ref} . All trimming signals are generated by a fuse module controlled by the digital unit in our BMIC chip.

3. Experimental Results

Firstly, the temperature characteristics of some key points are analyzed based on the simulation results. Figure 8a presents the simulation results of V_{EB} and ΔV_{EB} with temperature changes. The nonlinear ΔV_{EB} and V_{EB} present complementary slope trends in the range of -40 to 125 °C.




Figure 8. Simulated results of (a) V_{EB} and ΔV_{EB} versus temperature; (b) the first-order and proposed compensation of V_{bgr} versus temperature.

The bandgap voltage V_{bgr} before and after curvature compensation is shown in Figure 8b. $V_{bgr-1order}$ is a first-order compensation result achieved after removing nonlinear compensation. The simulated results reveal that the maximum and minimum differences in V_{bgr} are reduced from 2 mV (without curvature compensation) to 0.2 mV (with curvature compensation) in the range of -40 to 125 °C. The best-found TC of V_{bgr} is 0.7 ppm/°C in the simulation result shown in Figure 8b.

Figure 9 presents the 500 runs Monte Carlo (MC) simulation results of the proposed BGR with a 5 V supply voltage. The variation (σ/μ) of the reference voltage from MC results is 0.271% in Figure 9a. In Figure 9b, the statistical distribution of the TCs indicates that the average TC is 2.63 ppm/°C and the standard deviation is 1.48 ppm/°C. The MC simulation results show that the circuit is insensitive to mismatch.




Figure 9. Statistics of untrimmed V_{bgr} from a 500-run Monte-Carlo simulation. (a) V_{bgr} @ 27 °C; (b) TC in ppm/°C of V_{bgr} .

Figure 10a presents the chip microphotographs of proposed high-precision BGR circuit in the designed BMIC, which was implemented in a 0.18 μm BCD process. The whole BMIC area is 2.8×2.8 mm^2 , and the BGR circuit occupies a chip area of 0.38×0.27 mm^2 . We designed a BMIC test circuit to test the temperature and other related characteristics of the reference voltage of the chip. In the test circuit, place the BMIC in a white circle whose size corresponds to the cover of the temperature controller, isolated from other power supply and control modules, as shown in Figure 10b. This is to independently test the BMIC while simulating rapid temperature changes, ensuring accurate testing. At the same time, on the PCB, the relevant signals are connected to the outside of the white circle to ensure that the reference voltage changes can be monitored without affecting the temperature test.




Figure 10. (a) Chip microphotograph of the proposed BGR circuits; (b) Photo of the BMIC test platform.

Figure 11 presents the measured temperature dependence of the bandgap voltage V_{bgr} and the reference voltage V_{ref} from -40 to 125 °C for six chips. The untrimmed V_{bgr} results are shown in Figure 11a. Process deviations cause the BGR output voltage to exhibit a positive temperature sensitivity, with an average TC of 26.04 ppm/°C. Figure 11b presents the measured V_{ref} results after TC trimming and voltage magnitude trimming. The tested optimal and worst TCs were 2.56 and 4.75 ppm/°C, respectively, and the σ/μ of the reference voltage is 0.11% at room temperature. The untrimmed inaccuracy is about $\pm 0.43\%$ (the maximum and minimum difference of V_{bgr} is 10.3 mV) over a temperature range of 165 °C, which decreases to approximately $\pm 0.05\%$ (the maximum and minimum difference of V_{ref} is 2.4 mV) after trimming at ambient temperature.




Figure 11. Measured TCs of six samples: (a) untrimmed V_{bgr} as a function of temperature; (b) trimmed V_{ref} as a function of temperature.

In Figure 12a, it can be seen that the V_{ref} remains stable by continuously reducing the input voltage from 5.5 V to 4.5 V. Figure 12b presents the variation of six reference voltages versus supply at room temperature. When the supply voltage is increased from 4.5 to 5.5 V, the average variation in V_{ref} is 0.58 mV. Therefore, the average line sensitivity is $0.023\%/V$.




Figure 12. Measured reference voltage versus supply voltage: (a) oscilloscope monitoring results; (b) six chip measurement results.

Table 1 summarizes the performances of the proposed BGR and compares it with some state-of-the-art designs. Compared to other BGR circuits, the proposed design achieves excellent temperature insensitivity, with a TC of 2.56 ppm/°C in the range of -40 to 125 °C. The current consumption of BGR is 53 μ A with a 5 V supply voltage, and the area of the fabricated BGR circuit is 0.103 mm².

Table 1. Performance summary and comparison with other works.

	[17] TCASII	[16] TCASII	[14] TCASI	[13] TCASI	[21] TCASI	[22] JSSC	This Work
Tech (μm)	0.18	0.18	0.18	0.13	0.18	0.16	0.18
Year	2021	2019	2017	2015	2014	2011	2022
Supply Voltage (V)	1.2–2.4	3.5–5	5.2	1.2	1.2	1.8	5
Reference Voltage (V)	0.628	3.11	3.65	0.735	0.767	1.088	2.5
Temperature Range ($^{\circ}\text{C}$)	−40~120	−40~130	−40~110	−40~120	−40~120	−40~125	−40~125
TC Range (ppm/ $^{\circ}\text{C}$)	2.5~5	4.6~7.6	$\pm 3@3\sigma$	9.3	4.9	5~12	2.56~4.75
LS (%/V)	0.03	0.031	N/A	N/A	0.54	0.48	0.023
Power (μA)	64.2	108	750	120	36	55	53
PSRR (dB)	−91.4 *	−92 *	−127	N/A	−80	−74	−84 *
Area (mm^2)	0.024	0.223	0.28	0.063	0.036	0.12	0.103

* Simulation results.

4. Conclusions

A 2.5 V, 2.56 ppm/ $^{\circ}\text{C}$ high-order curvature-corrected BGR over a temperature range of -40 to 125 $^{\circ}\text{C}$ is presented herein and implemented using 0.18 μm BCD technology. The circuit is based on the classic BGR structure using currents of different ratios and TCs to bias two sets of BJT pairs, thereby introducing nonlinear terms with compensation effects in ΔVEB to achieve temperature-independent voltage. The proposed structure is suitable for high-precision battery monitoring applications, such as EVs, energy storage, etc. Furthermore, this circuit has been used in the designed BMIC.

Author Contributions: Conceptualization, G.Z. and Q.Z.; methodology, G.Z. and Q.Z.; software, G.Z.; validation, G.Z.; formal analysis, G.Z.; investigation, G.Z.; resources, G.Z. and Q.Z.; data curation, Z.F. and T.L.; writing—original draft preparation, G.Z.; writing—review and editing, G.Z.; Z.F. and Q.Z.; visualization, Z.F. and T.L.; supervision, Q.Z. and Y.Y.; project administration, G.Z. and Q.Z.; funding acquisition, Q.Z. and Y.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Key Research and Development Project of Shaanxi Province (No. 2017ZDXM-GY-001), and the Industry-University-Academy Cooperation Program of Xidian University-Chongqing IC Innovation Research Institute (No. CQIRI-2021CXY-Z01).

Conflicts of Interest: The authors declare no conflict of interest.

References

- Kadirvel, K.; Carpenter, J.; Huynh, P.; Ross, J.M.; Shoemaker, R.; Lum-Shue-Chan, B. A Stackable, 6-Cell, Li-Ion, Battery Management IC for Electric Vehicles With 13, 12-bit $\Sigma\Delta$ ADCs, Cell Balancing, and Direct-Connect Current-Mode Communications. *IEEE J. Solid-State Circuits* **2014**, *49*, 928–934. [[CrossRef](#)]
- Vulligaddala, V.B.; Vernekar, S.; Singamla, S.; Adusumalli, R.K.; Ele, V.; Brandl, M.; Srinivas, M.B. A 7-Cell, Stackable, Li-Ion Monitoring and Active/Passive Balancing IC With In-Built Cell Balancing Switches for Electric and Hybrid Vehicles. *IEEE Trans. Ind. Inform.* **2020**, *16*, 3335–3344. [[CrossRef](#)]
- Chen, D.; Cui, X.; Zhang, Q.; Li, D.; Cheng, W.; Fei, C.; Yang, Y. A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System. *Micromachines* **2021**, *13*, 114. [[CrossRef](#)] [[PubMed](#)]
- Zhang, C.; Gallichan, R.; Budgett, D.M.; McCormick, D. A Capacitive Pressure Sensor Interface IC with Wireless Power and Data Transfer. *Micromachines* **2020**, *11*, 897. [[CrossRef](#)] [[PubMed](#)]
- Abarca, A.; Theuwissen, A. In-Pixel Temperature Sensors with an Accuracy of ± 0.25 $^{\circ}\text{C}$, a 3σ Variation of ± 0.7 $^{\circ}\text{C}$ in the Spatial Domain and a 3σ Variation of ± 1 $^{\circ}\text{C}$ in the Temporal Domain. *Micromachines* **2020**, *11*, 665. [[CrossRef](#)]
- Kuijk, K.E. A precision reference voltage source. *IEEE J. Solid-State Circuits* **1973**, *8*, 222–226. [[CrossRef](#)]

7. Banba, H.; Shiga, H.; Umezawa, A.; Miyaba, T.; Tanzawa, T.; Atsumi, S.; Sakui, K. A CMOS bandgap reference circuit with sub-1-V operation. *IEEE J. Solid-State Circuits* **1999**, *34*, 670–674. [[CrossRef](#)]
8. Perry, R.T.; Lewis, S.H.; Brokaw, A.P.; Viswanathan, T.R. A 1.4V supply CMOS fractional bandgap reference. *IEEE J. Solid-State Circuits* **2007**, *42*, 2180–2186. [[CrossRef](#)]
9. Lam, Y.H.; Ki, W.H. CMOS bandgap references with self-biased symmetrically matched current-voltage mirror and extension of sub-1-V design. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2010**, *18*, 857–865. [[CrossRef](#)]
10. Liu, Y.; Zhan, C.; Wang, L. An ultralow power subthreshold CMOS voltage reference without requiring resistors or BJTs. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2018**, *26*, 201–205. [[CrossRef](#)]
11. Liu, Y.; Zhan, C.; Wang, L.; Tang, J.; Wang, G. A 0.4-V wide temperature range all-MOSFET subthreshold voltage reference with 0.027%/V line sensitivity. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2018**, *65*, 969–973. [[CrossRef](#)]
12. Nagulapalli, K.; Palani, R.K.; Bhagavatula, S. A 24.4 ppm/°C voltage mode bandgap reference with a 1.05V supply. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2021**, *68*, 1088–1092. [[CrossRef](#)]
13. Duan, Q.; Roh, J. A 1.2-V 4.2-ppm/°C high-order curvature-compensated CMOS bandgap reference. *IEEE Trans. Circuits Syst. I Reg. Pap.* **2015**, *62*, 662–670. [[CrossRef](#)]
14. Hunter, B.L.; Matthews, W.E. A ± 3 ppm/°C single-trim switched capacitor bandgap reference for battery monitoring applications. *IEEE Trans. Circuits Syst. I Reg. Pap.* **2017**, *64*, 777–786. [[CrossRef](#)]
15. Vulligaddala, V.B.; Adusumalli, R.; Singamala, S.; Srinivas, M.B. A digitally calibrated bandgap reference with 0.06% error for low-side current sensing application. *IEEE J. Solid-State Circuits* **2018**, *53*, 2951–2957. [[CrossRef](#)]
16. Zhu, G.; Yang, Y.; Zhang, Q. A 4.6-ppm/°C high-order curvature compensated bandgap reference for BMIC. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2019**, *66*, 1492–1496. [[CrossRef](#)]
17. Liu, X.; Liang, S.; Liu, W.; Sun, P. A 2.5 ppm/°C voltage reference combining traditional BGR and ZTC MOSFET high-order curvature compensation. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2021**, *68*, 1093–1097. [[CrossRef](#)]
18. Wang, S.; Mok, P.K.T. An 18-nA ultra-low-current resistor-less bandgap reference for 2.8 V–4.5 V high voltage supply Li-Ion-battery-based LSIs. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2020**, *67*, 2382–2386. [[CrossRef](#)]
19. Kamath, U.; Cullen, E.; Yu, T.; Jennings, J.; Wu, S.; Lim, P.; Farley, B.; Staszewski, R.B. A 1-V bandgap reference in 7-nm FinFET with a programmable temperature coefficient and inaccuracy of $\pm 0.2\%$ from -45 °C to 125 °C. *IEEE J. Solid-State Circuits* **2019**, *54*, 1830–1840. [[CrossRef](#)]
20. Lee, K.K.; Lande, T.S.; Häfliger, P.D. A sub- μ W bandgap reference circuit with an inherent curvature-compensation property. *IEEE Trans. Circuits Syst. I Reg. Pap.* **2015**, *62*, 1–9. [[CrossRef](#)]
21. Ma, B.; Yu, F. A novel 1.2–V 4.5-ppm/°C curvature-compensated CMOS bandgap reference. *IEEE Trans. Circuits Syst. I Reg. Pap.* **2014**, *61*, 1026–1035. [[CrossRef](#)]
22. Ge, G.; Zhang, C.; Hoogzaad, G.; Makinwa, K.A.A. A single-trim CMOS bandgap reference with a 3-s inaccuracy of 0.15% from -40 °C to 125 °C. *IEEE J. Solid-State Circuits* **2011**, *46*, 2693–2701. [[CrossRef](#)]
23. Tsividis, Y.P. Accurate analysis of temperature effects in IC-VBE characteristics with application to bandgap reference sources. *IEEE J. Solid-State Circuits* **1980**, *15*, 1076–1084. [[CrossRef](#)]
24. Filanovsky, I.M.; Chan, Y.F. BiCMOS cascaded bandgap voltage reference. In Proceedings of the 39th IEEE Midwest Symposium Circuits and Systems, Ames, IA, USA, 21 August 1996; pp. 943–946.