

## RESEARCH ARTICLE

## Design of a BIST implemented AES crypto-processor ASIC

Md. Liakot Ali<sup>1</sup>\*, Md. Shazzatur Rahman<sup>1</sup>, Fakir Sharif Hossain<sup>2</sup>

**1** Institute of Information and Communication Technology, Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, **2** Department of Electrical and Electronic Engineering, Ahsanullah University of Science and Technology, Dhaka, Bangladesh

\* These authors contributed equally to this work.

\* [liakot@iict.buet.ac.bd](mailto:liakot@iict.buet.ac.bd)

## Abstract

This paper presents the design of a Built-in-self-Test (BIST) implemented Advanced Encryption Standard (AES) cryptoprocessor Application Specific Integrated Circuit (ASIC). AES has been proved as the strongest symmetric encryption algorithm declared by USA Govt. and it outperforms all other existing cryptographic algorithms. Its hardware implementation offers much higher speed and physical security than that of its software implementation. Due to this reason, a number of AES cryptoprocessor ASIC have been presented in the literature, but the problem of testability in the complex AES chip is not addressed yet. This research introduces a solution to the problem for the AES cryptoprocessor ASIC implementing mixed-mode BIST technique, a hybrid of pseudo-random and deterministic techniques. The BIST implemented ASIC is designed using IEEE industry standard Hardware Description Language(HDL). It has been simulated using Electronic Design Automation (EDA)tools for verification and validation using the input-output data from the National Institute of Standard and Technology (NIST) of the USA Govt. The simulation results show that the design is working as per desired functionalities in different modes of operation of the ASIC. The current research is compared with those of other researchers, and it shows that it is unique in terms of BIST implementation into the ASIC chip.

## OPEN ACCESS

**Citation:** Ali M.L, Rahman M.S, Hossain FS (2021) Design of a BIST implemented AES cryptoprocessor ASIC. PLoS ONE 16(11): e0259956. <https://doi.org/10.1371/journal.pone.0259956>

**Editor:** Jun Ma, Lanzhou University of Technology, CHINA

**Received:** January 9, 2021

**Accepted:** October 29, 2021

**Published:** November 16, 2021

**Peer Review History:** PLOS recognizes the benefits of transparency in the peer review process; therefore, we enable the publication of all of the content of peer review and author responses alongside final, published articles. The editorial history of this article is available here: <https://doi.org/10.1371/journal.pone.0259956>

**Copyright:** © 2021 Ali et al. This is an open access article distributed under the terms of the [Creative Commons Attribution License](https://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

**Data Availability Statement:** All data are within the manuscript and its [Supporting information](#) files.

**Funding:** The author(s) received no specific funding for this work.

## 1 Introduction

Information and Communication Technology (ICT) has become an integral part of our daily life. People want to protect their information from unauthorized access and data corruption. Cryptography plays an important role in protecting and securing information during communication [1]. There are two types of cryptographic algorithms: symmetric and asymmetric. Asymmetric cryptography is more secured than symmetric cryptography, but it is complex and uses much longer keys which in turn makes it slower and not industry-accepted, and not suitable for bulk data transmission than its counterpart symmetric cryptography. However, research is going on for the improvement of the performance of the asymmetric cryptography algorithm [2–6]. On the other hand, symmetric cryptography is less complex and executes

**Competing interests:** The authors have declared that no competing interests exist.

faster than asymmetric cryptography, and so it has been accepted as an industry-standard cryptographic algorithm and is being widely used to secure sensitive, secret, or classified information in government, healthcare, banking, and other industries. Previously researchers proposed plenty of symmetric cryptographic algorithms [7–11]. Advanced Encryption Standard (AES) is one of the most secured and chosen US NIST of USA Govt for its military among the multiple cryptographic algorithms. Crypt-analytical attacks such as Brute-force, Linear crypt-analysis, Differential crypt-analysis, etc., have been proven ineffective in breaking the AES. It has been shown that even with a supercomputer, it would take 1 billion years (which is more than the age of the universe: 13.75 billion years) to crack this algorithm [12]. Due to this impressive security potentiality of AES, it is being used in various emerging applications, either in software or hardware implementations. Hardware implementation of the algorithm offers higher security and speed than that of its software implementation. Due to enormous speed and security performances, now a lot of research for hardware realization of the AES cryptoprocessor is reported in the literature [13–21]. Some of the research focuses on hardware resource optimization [13–15], while some other on speed optimization [16–18] and some other on power consumption optimization [19–21].

Hardware implementation can be realized using two approaches: (i) Field Programmable Gate Array (FPGA) technology (ii) Application Specific Integrated Circuit (ASIC) technology. ASIC is a VLSI chip with an optimized circuit for a particular application, whereas FPGA is also an off-the-shelf VLSI chip manufactured for general purposes. ASIC is much more efficient in terms of power, area, and speed than FPGA [22].

In today's world, for many emerging and demanding applications where security and reliability are an issue, ASIC implementation of AES cryptoprocessor is the best solution for the clients. However, for designing ASIC or any complex chip, Design for Testability (DFT) is a prime concern because testing a VLSI chip using Automatic Test Equipment (ATE) is highly complex, time-consuming as well as expensive [23, 24]. To deal with the testing problem at the chip level, incorporating Built-in Self-Test (BIST) capability inside a chip is a widely accepted approach [25–30] and it is a norm of this day in the VLSI industry. BIST is a mode of operation of a chip other than its normal mode, where when a chip is switched to this mode, it performs its test by itself. Nowadays mixed-mode testing approach [31–35] is the state of the art technique for BIST implementation where the ASIC is tested using both pseudo-random test patterns for easy to test faults and deterministic test patterns for hard to detect faults, and thereby, maximum fault coverage is achieved. In this research, the mixed-mode BIST technique has been incorporated into the design of the AES cryptoprocessor ASIC.

The main contributions of this work are summarized as below:

- To introduce the concept of mixed-mode BIST technique in designing the AES Cryptoprocessor ASIC chip. The idea is a unique but significant feature of the AES cryptoprocessor ASIC, which is not reported in the literature yet.
- To implement the mixed-mode BIST technique in the design of the ASIC and simulate the design to ensure the functionalities in a different mode of operation using the ModelSim EDA tool.
- To validate the simulation results using Quartus II EDA tool and find the resource (logic gates) requirements for the desired functionalities.

The remaining sections of this paper are organized as follows. In Section-2, a discussion on the AES algorithm and its different levels of functioning are presented. Section-3 describes the evolution of BIST towards the mixed-mode BIST with description. The architecture of the proposed AES cryptoprocessor ASIC BIST is presented in Section-4. Experimental results are

shown in Section-5. A comparison to other works is presented in Section-6. Finally, we conclude the work in Section-7.

### 2 AES algorithm

AES accomplishes all its operations on bytes rather than bits. AES interprets a plaintext block of 128 bits as 16 bytes. A 4x4 matrix is used to represent these 16 bytes. Fig 1 shows the overall operational structure of the AES algorithm. The number of rounds based on which the AES




Fig 1. AES encryption and decryption.

<https://doi.org/10.1371/journal.pone.0259956.g001>

algorithm performs encryption or decryption is variable and depends on the key length. In AES for rounds, 10, 12, and 14 the key lengths are 128 bits, 192 bits, and 256 bits, respectively. In this research, we focused only on the key length of 128 bits. For encryption, each round consists of four sub-operations. The sub-operations are as follows:

**Byte substitution:** AES defines a fixed table called s-box consists of 256 values for the substitution. AES works using the 16 bytes of the state array, employs each byte as an index into the 256-byte substitution table, and substitutes the byte with the value from the substitution table.

**Shift rows:** In this sub-operation, each of the four rows of the state matrix is shifted to the left. The first row remains unchanged. The second row is shifted one-byte position to the left. The third row is shifted two-byte positions to the left. The fourth row is shifted three-byte positions to the left.

**Mix columns:** Mix columns sub-operation performs a matrix multiplication of a given state matrix with a static matrix. This sub-operation is treated as the primary source of diffusion. Finally, we obtain a new state matrix containing 16 new bytes. **Add round key:** The state matrix containing 16 bytes is considered 128 bits and is XORed to the 128 bits of the round key. If this is the last round, then the output is our expected ciphertext; otherwise, the resulting 128 bits are interpreted as 16 bytes and are used in the next round.

In AES, the four sub-operations can be inverted because AES is not a Feistel network. The inverse sub-operations for each round in the decryption process are shown in Fig 1. We know that the XOR operation is its own inverse. The add round key sub-operation is performed in the same manner for both encryption and decryption processes.

**Inverse mix columns:** Inverse mix columns sub-operation is just the reverse of the mix columns sub-operation. Here the static matrix used for the matrix multiplication is the reverse of that of the mix columns sub-operation.


**Inverse shift rows:** In this sub-operation, each of the four rows of the state matrix is shifted to the right. The first row remains unchanged. The second row is shifted one-byte position to the right. The third row is shifted two-byte positions to the right. The fourth row is shifted three-byte positions to the right.

**Inverse sub bytes:** AES S-Box follows a one-to-one mapping; an inverse table of the fixed S-Box table is used. Similarly, each byte of the state array is used as an index into the 256-byte substitution table and substitutes the byte with the value from the substitution table.

**Key expansion:** Key expansion algorithm generates the round keys by employing the initial key for both the encryption and decryption processes. The four-word key is feed to the AES key expansion algorithm, and eventually, we get a linear array of 44 words. Each sub-key is 128 bits in length. The initial is held into the first four words of the expanded key. The preceding word and the word four positions back are XORed to generate each added word. The whole process consists of two sub-functions called rotation word and substitution word. In the first sub-function, a one-byte left shift is performed on a word, and in the second sub-function, a byte substitution is performed on each byte of its input word, using the S-box.

### 3 VLSI testing towards mixed-mode BIST

IC manufacturers use ATE for testing IC. The deterministic testing approach introduced in 1960 is adopted in the ATE [36]. ATE cannot cope with the continuously increasing complexities of IC in today's semiconductor world. To overcome the serious drawbacks suffered by ATE such as high equipment cost, slow test speed, yield loss, etc. [37, 38] a new testing approach, Built-In Self-Test (BIST) technique, is proposed by researchers. Initially, the same deterministic approach as used in ATE was used in BIST. However, later on, a number of techniques have been proposed to improve the performance of the BIST such as pseudo-random



**Fig 2. AES BIST architecture.**

<https://doi.org/10.1371/journal.pone.0259956.g002>

testing approach [39] weighted random testing approach [40, 41], mixed-mode testing approach [31–33] etc. Later on, different variants of mixed-mode testing approaches are proposed [34, 35]. The mixed-mode testing approach is a long-established and popular method for BIST where acceptable and higher fault coverage can be achieved using a lower number of test vectors in testing the VLSI chip. It is a hybrid test technique where a pseudo-random test technique follows the deterministic test technique. This approach exploits the advantages of both the pseudo-random test technique and the deterministic test technique. In this approach, testing is performed in two phases. In the first phase, a linear feedback shift register (LFSR) is employed to generate the required number of pseudo-random test vectors (PRV), which are then fed to the circuit under test (CUT), and around more than 80% easy to detect faults are possible to be detected. Then the remaining faults are detected employing deterministic test vectors. Deterministic test vectors are generated using the reseeding technique of LFSR, where the required numbers of seed values are stored in the memory. They are loaded into the LFSR in need and employed to generate the required number of deterministic test patterns. In this process, we can use the same LFSR to be used for generating PRVs. Fig 2 shows the mixed-mode BIST architecture. It consists of a controller, memory, Test Pattern Generator (TPG), Output Response Analyzer (ORA), etc. BIST controller reads the seed and initializes the LFSR for generating the test required deterministic vectors applied to the CUT, and the output is fed into ORA. Then signature generated into the ORA is compared with that of the golden signature, and the status of CUT is determined as faulty/fault-free.

#### 4 Architecture of AES Crypto ASIC

Figs 3 and 4 show the functional block diagram of the AES crypto ASIC with BIST and its flow-chart of operation. The ASIC comprises five prime modules. The encryption module,




Fig 3. Functional blocks of the AES Crypto ASIC with BIST.

<https://doi.org/10.1371/journal.pone.0259956.g003>




Fig 4. Flowchart of the AES Crypto ASIC with BIST.

<https://doi.org/10.1371/journal.pone.0259956.g004>

decryption module, controller module, linear feedback shift register, and output response analyzer (ORA) module. The controller module is responsible for controlling the sequences in which other modules are to be activated. When the encryption module works in normal mode, then the required plaintext and the input key are read from the input data source. After ten rounds, the resultant ciphertext is obtained. All the inputs and the outputs are verified as per

NIST provided inputs and outputs. Similarly, in the case of decryption under normal mode, the required ciphertext is read from the input data source, and then after ten rounds, the resultant plaintext is displayed, which is also verified in the same way as provided by NIST. When the test mode is activated, whether the encryption module or decryption module is to be tested at first, the required number of pseudo-random test patterns generated from the linear feedback shift register (LFSR) is fed to the encryption or decryption module. When the required number is reached, then the test switches to the deterministic test patterns instead of pseudo-random test patterns.

The same LFSR is used to generate the required number of deterministic test patterns, and those are fed to the encryption or decryption module. All the responses obtained from the encryption or decryption are fed to the ORA module. The final output received from the ORA module, which can be thought of as our candidate signature, is compared with the golden signature stored in the memory. Our research has two golden keys, one for encryption and the other for decryption, stored in the memory. If there is a perfect match, that indicates a successful test, otherwise failure.

## 5 EDA simulation results and discussion

In this research, the BIST implemented AES cryptoprocessor ASIC is designed using Verilog HDL, and the functionalities of the ASIC are simulated using the Modelsim EDA simulator. The simulation results in different modes of operation using the NIST-provided inputs and outputs to ensure that the ASIC is working as per desired functionalities. The design of the ASIC is again compiled and simulated using the FPGA-based EDA tool Quartus II. The specific FPGA device is “EP2C70F896C6” from the Cyclone II family mounted on an educational Kit Altera DE2 which is available in the embedded system Lab of IICT, BUET. The specifications of the FPGA Device are supply voltage 1.15 V to 1.25 V, maximum operating frequency 260 MHz, total pins 622, number of logic elements 68416. The design of the ASIC is compiled and simulated using the EDA tool, and found the complete resources are shown in [Table 1](#).

[Fig 5](#) shows the simulation result of the encryption module in normal mode. Six input pins of the ASIC are to be used to control the encryption and decryption process either in normal mode or in test mode. The six input pins are “normalEncryption”, “normalDecryption”, “bist-Mode”, “encryptionForRandom”, “decryptionForRandom”, and “decryptionFollowsEncryption”.

Among the six input pins, one input pin “normalEncryption” is set to one, and the other five input pins are set to zero so that the initial key “000102030405060708090a0b0c0d0e0f” and the plaintext “00112233445566778899aabbccddeeff” are loaded into the input pins “key1” and “initialState” respectively as shown in [Fig 5](#). The output pin “cipherTextValue” holds the desired ciphertext value “69 c4 e0 d8 6a 7b 4 30 d8 cd b7 80 70 b4 c5 5a”. All the inputs and outputs are verified according to the NIST provided test inputs and outputs.

[Fig 6](#) shows the simulation result of the decryption module in normal mode. Among the six input pins, one input pin “normalDecryption” is set to one and the other five input pins are set

**Table 1. Used resources in FPGA simulation.**

Resources	Usage
Total logic elements	36,507
Total combinational functions	36,081
Dedicated logic registers	9,323
Total pins	553

<https://doi.org/10.1371/journal.pone.0259956.t001>




Fig 5. Simulation result of encryption module in normal mode.

<https://doi.org/10.1371/journal.pone.0259956.g005>




Fig 6. Simulation result of decryption module in normal mode.

<https://doi.org/10.1371/journal.pone.0259956.g006>

to zero so that the initial key “00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f” and the ciphertext “69 c4 e0 d8 6a 7b 4 30 d8 cd b7 80 70 b4 c5 5a” are loaded into the input pins “keyI” and “initialState” as shown in Fig 6. The output pin “plainTextValue” holds the desired plaintext value “00 11 22 33 44 55 66 77 88 99 aa bb cc dd ee ff”. Here the inputs and outputs are also verified according to the NIST publication.

Fig 7 shows the simulation result of the decryption process following the encryption process. In the normal mode input pin “decryptionFollowsEncryption” is set to one and the other five pins are set to zero so that the initial input key and the plaintext are loaded into the input pins “keyI” and “initialState” respectively. The output pin “cipherTextValue” holds the desired ciphertext value which is used as input to the decryption module. Finally, the desired plaintext is regained after decryption and displayed through the output pin “plainTextValue”. As we know that the AES algorithm is a symmetric algorithm so that the same key is used for both the encryption and decryption process.

Fig 8 shows the simulation result of the encryption process in test mode. To test the encryption module using the expected number of pseudo-random patterns and deterministic patterns, two input pins, “bistMode” and “encryptionForRandom” are set to 1, and the other four input pins are set to 0. In this research, we have used forty pseudo-random test patterns and






Fig 7. Simulation result of decryption process following encryption process.

<https://doi.org/10.1371/journal.pone.0259956.g007>




Fig 8. Simulation result of encryption module in test mode.

<https://doi.org/10.1371/journal.pone.0259956.g008>

twenty one deterministic patterns. Sequentially, the expected number of pseudo-random patterns generated from the LFSR is fed as input to the encryption module. Consequently, we will get the expected number of ciphertext values; each of them is 128 bits in length which is also fed as input to the output response analyzer (ORA) sequentially. After that, 21 pre-stored partial seed values, each of them containing 10 bits, twenty-two zeros are appended in front of each seed value so to make each 32 bits in length are sent to the LFSR to form each of them into 128 bits in length and then fed to the ORA module one by one. The candidate signature which is obtained from the ORA module, is then compared with the golden signature “BC52CEBF” in a hexadecimal form stored in the memory. If there is a perfect match, then the output pin “result” is set to high, as shown in Fig 8 through the arrow sign to indicate successful testing; otherwise, it goes low to indicate failure. The output pin “matchedSignature” holds the signature value that perfectly matches the golden signature shown in the figure through the arrow shape. In test mode, we used a different pre-stored key “54 68 61 74 73 20 6D 79 20 4B 75 6E 67 20 46 75” than the key we used before in normal mode.

Fig 9 shows the simulation result of the decryption process in test mode. In this case, we used the same amount of pseudorandom and deterministic test patterns that we have used before to proceed with the test. Here, two input pins “bistMode” and “decryptionForRandom” are set to 1, and the other four pins are set to 0. The forty pseudo-random patterns




Fig 9. Simulation result of decryption module in test mode.

<https://doi.org/10.1371/journal.pone.0259956.g009>

generated from the LFSR are fed as input to the decryption module one by one. Consequently, we will get forty ciphertext values; each of them is 128 bits in length which is also fed as input to the output response analyzer (ORA) one by one. After that, 21 pre-stored partial seed values, each of them containing 10 bits, twenty-two zeros are appended in front of each seed value so to make each 32 bits in length are sent to the LFSR to form each of them into 128 bits of length and then fed to the ORA module sequentially. The final response was obtained from the ORA module, which is our candidate signature compared with the golden signature “6081AF79”. The “result” signal goes high after a perfect matching indicated by the arrow sign in Fig 9. The output pin “matchedSignature” holds the signature value after matching, which is also indicated by the arrow sign.

## 6 Comparison of results

Table 2 shows the comparison results of previous AES implementations using High-Level Language (HLL) on different platforms with this work. The parameters based on which the comparison is made with our result are platform, indicating different high-level implementation platforms, Data-path to indicate numbers of bits simultaneously processed by design, and BIST technique implementation. Table 2 shows that the proposed research is unique in terms

Table 2. Comparison results of the AES in terms of BIST implementation.

Research	Platform	Data-path, BIST technique
Ali et al [42]	Quartus	128, not used
Cao et al [43]	ModelSim	128, not used
Yin et al [44]	ModelSim	128, not used
Sever et al [45]	CMOS	128, not used
Shastry et al [46]	Cadence NCSim	128, not used
Chih et al [47]	CMOS	128, not used
Liu et al [48]	CMOS	128, not used
Bo et al [49]	CMOS	128, not used
<b>This work</b>	Quartus	128, Properly implemented

<https://doi.org/10.1371/journal.pone.0259956.t002>

of BIST implementation. We have implemented BIST successfully in our work, but none of the other researchers have implemented BIST. We didn't find any literature related to BIST implemented AES Crypto-processor ASIC.

## 7 Conclusion

AES outperforms all the others among the existing symmetric cryptographic algorithms, and a lot of applications are emerging based on this. Hardware implementation offers tremendous speed and impressive security than that of its software implementation. So a number of researches are proposed for the hardware implementation of AES. However, the testability problem is not addressed anywhere, which is now a burning issue for any complex VLSI chip. This research aims to overcome this limitation by designing the AES Crypto ASIC implemented with the mixed-mode BIST technique. The ASIC has been designed using Verilog HDL, which is now industry-standard software for VLSI design. The ASIC is simulated in its different mode of functionalities using two EDA tools: Modelsim and Quartus II. Simulation results in both environments prove the correctness of the design. Proper functionality has also been verified using NIST-provided inputs and outputs. The current research is compared with those of other researchers, and it shows that our research is unique in terms of BIST implementation.

## Supporting information

**S1 Appendix. Source code.** Controller module to all other modules are presented in the appendix.  
(DOCX)

## Acknowledgments

The authors gratefully acknowledge to IICT, BUET for conducting this research using all kinds of facilities of the Advanced Embedded System Laboratory in the institute.

## Author Contributions

**Conceptualization:** Fakir Sharif Hossain.

**Data curation:** Md. Shazzatur Rahman, Fakir Sharif Hossain.

**Formal analysis:** Fakir Sharif Hossain.

**Investigation:** Md. Liakot Ali.

**Methodology:** Md. Liakot Ali, Md. Shazzatur Rahman.

**Resources:** Md. Liakot Ali.

**Software:** Md. Shazzatur Rahman.

**Supervision:** Md. Liakot Ali.

**Writing – original draft:** Fakir Sharif Hossain.

**Writing – review & editing:** Md. Liakot Ali.

## References

1. Geetha M, Akila K. Survey: cryptography optimization algorithms [Internet]. *International Journal of Information System and Computer Science (IJISCS)*. [cited 2020Dec18]. Available from: <http://ojs.stmikpringsewu.ac.id/index.php/ijiscs/article/view/708>.
2. Kudithi T. An efficient hardware implementation of the elliptic curve cryptographic processor over prime field. *International Journal of Circuit Theory and Applications*. 2020 Aug; 48(8):1256–73. <https://doi.org/10.1002/cta.2759>
3. Dong X, Zhang L, Gao X. An efficient FPGA implementation of ECC modular inversion over F256. In *Proceedings of the 2nd International Conference on Cryptography, Security and Privacy 2018 Mar 16* (pp. 29–33).
4. Tanougast C. Hardware implementation of chaos based cipher: Design of embedded systems for security applications. In *Chaos-Based Cryptography*, Springer, Berlin, Heidelberg, 2011 (pp. 297–330).
5. García-Guerrero EE, Inzunza-González E, López-Bonilla OR, Cárdenas-Valdez JR, Tlelo-Cuautle E. Randomness improvement of chaotic maps for image encryption in a wireless communication scheme using PIC-microcontroller via Zigbee channels. In *Chaos, Solitons Fractals*. 2020 Apr 1; 133:109646. <https://doi.org/10.1016/j.chaos.2020.109646>
6. Marchesan GC, Weirich NR, Culau EC, Weber II, Moraes FG, Carara E, et al. EExploring RSA performance up to 4096-bit for fast security processing on a flexible instruction set architecture processor. In *2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2018 Dec 9* (pp. 757–760). IEEE.
7. Zeebaree SR. DES encryption and decryption algorithm implementation based on FPGA. In *dones. J. Electr. Eng. Comput. Sci.* 2020 May; 18(2):774–81.
8. Shorman A, Qatawneh M. Performance Improvement of Double Data Encryption Standard Algorithm using Parallel Computation. *International Journal of Computer Applications*. 2018; 179:25. <https://doi.org/10.5120/ijca2018916527>
9. Vuppala A, Roshan RS, Nawaz S, Ravindra JV. An efficient optimization and secured triple data encryption standard using enhanced key scheduling algorithm. *Procedia Computer Science*. 2020 Jan 1; 171:1054–63. <https://doi.org/10.1016/j.procs.2020.04.113>
10. Sunil J, Suhas HS, Sumanth BK, Santhameena S. Implementation of AES Algorithm on FPGA and on software. In *2020 IEEE International Conference for Innovation in Technology (INOCON) 2020 Nov 6* (pp. 1–4).
11. Arul Murugan C, Karthigaikumar P, Sathya Priya S. FPGA implementation of hardware architecture with AES encryptor using sub-pipelined S-box techniques for compact applications. *Automatika*. 2020 Oct 1; 61(4):682–93. <https://doi.org/10.1080/00051144.2020.1816388>
12. Arora M. How secure is AES against brute force attacks? [Internet]. *EE|Times*. 2021 [cited 30 August 2021]. Available from: <https://www.eetimes.com/how-secure-is-aes-against-brute-force-attacks/>.
13. Kumar K, Ramkumar KR, Kaur A. A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA. In *2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO) 2020 Jun 4* (pp. 182–185). IEEE.
14. Wang P, Zhang Y, Yang J. RResearch and Design of AES Security Processor Model Based on FPGA. *Procedia computer science*. 2018 Jan 1; 131:249–54. <https://doi.org/10.1016/j.procs.2018.04.210>
15. Farooq U, Aslam MF. Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA. *Journal of King Saud University-Computer and Information Sciences*. 2017 Jul 1; 29(3):295–302. <https://doi.org/10.1016/j.jksuci.2016.01.004>
16. Garıpcan AM, Erdem E. Design, FPGA implementation and statistical analysis of a high-speed and low-area TRNG based on an AES s-box post-processing technique. *ISA Transactions*. 2021 Jan 28.
17. Chen S, Hu W, Li Z. High performance data encryption with AES implementation on FPGA. In *2019 IEEE 5th Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing, (HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS) 2019 May 27* (pp. 149–153). IEEE.
18. Shashidhar R, Mahalingaswamy AM, Kumar P, Roopa M. Design of High Speed AES System for Efficient Data Encryption and Decryption System using FPGA. In *2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT) 2018 Dec 14* (pp. 1279–1282). IEEE.
19. Cao W, Huang F, Zheng M, Hu H. Attacking FPGA-based Dual Complementary AES Implementation Using HD and SD Models. In *2020 16th International Conference on Computational Intelligence and Security (CIS) 2020 Nov 27* (pp. 278–282). IEEE.

20. Janveja M, Paul B, Trivedi G, Vijayakanthi G, Agrawal A, Jan P, et al. Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications. In 2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA) 2020 Apr 15 (pp. 1–6). IEEE.
21. Miškovský V, Kubátová H, Novotný M. Influence of passive hardware redundancy on differential power analysis resistance of AES cipher implemented in FPGA. *Microprocessors and Microsystems*. 2017 Jun 1; 51:220–6. <https://doi.org/10.1016/j.micpro.2017.04.014>
22. Asicnorth. ASIC vs. FPGA: What's the difference?: ASIC North Inc [Internet]. Asic North. 2021 [cited 2021 Aug 30]. Available from: <https://www.asicnorth.com/blog/asic-vs-fpga-difference/>.
23. Ali L, Sidek R, Aris I, Suparjo BS, Ali MA. Challenges and directions for testing IC Integration. 2004 Feb 1; 37(1):17–28. <https://doi.org/10.1016/j.vlsi.2003.09.006>
24. Oriero E, Hasan SR. Survey on recent counterfeit IC detection techniques and future research directions. *Integration*. 2019 May 1; 66:135–52. <https://doi.org/10.1016/j.vlsi.2019.02.006>
25. SP JV. An ADC BIST using on-chip ramp generation and digital signal. *ORA. Microelectronics Journal*. 2018 Nov 1; 81:8–15. <https://doi.org/10.1016/j.mejo.2018.09.003>
26. LIANG H, Xiangsheng FA, Maoxiang YI, Huang Z, Yingchun LU. A novel BIST scheme for circuit aging measurement of aerospace chips. *Chinese Journal of Aeronautics*. 2018 Jul 1; 31(7):1594–601. <https://doi.org/10.1016/j.cja.2018.04.013>
27. Kumar MN, Sophia S, Karthikeyan S. Analysis of advanced BIST methods for three dimensional mesh NOCs router assessment. *Materials Today: Proceedings*. 2021 Jan 28.
28. Zhou Y, Cai H, Zhang M, Naviner LA, Yang J. A novel BIST for monitoring aging/temperature by self-triggered scheme to improve the reliability of STT-MRAM. *Microelectronics Reliability*. 2020 Nov 1; 114:113735. <https://doi.org/10.1016/j.microrel.2020.113735>
29. Jamal K, Chari KM, Srihari P. Test pattern generation using thermometer code counter in TPC technique for BIST implementation. *Microprocessors and Microsystems*. 2019 Nov 1; 71:102890. <https://doi.org/10.1016/j.micpro.2019.102890>
30. John PK. BIST architecture for multiple RAMs in SoC. *Procedia computer science*. 2017 Jan 1; 115:159–65. <https://doi.org/10.1016/j.procs.2017.09.121>
31. Wunderle B, Schulz M, Keller J, Maus I, Pape H, Michel B. Advanced mixed-mode bending test: A rapid, inexpensive and accurate method for fracture-mechanical interface characterization. In 13th Inter-Society Conference on Thermal and Thermomechanical Phenomena in Electronic Systems 2012 May 30 (pp. 176–186). IEEE.
32. Huang S. Technique to improve the accuracy of mixed-mode S-parameters derived from single-ended results and application to shorter test coupon design. In 2015 IEEE Symposium on Electromagnetic Compatibility and Signal Integrity 2015 Mar 15 (pp. 283–288). IEEE.
33. Schulz M, Keller J, Vernier C, Dressler M, Wunderle B. Status and review of advanced mixed-mode bending fracture test (AMB). In 2018 7th Electronic System-Integration Technology Conference (ESTC) 2018 Sep 18 (pp. 1–7). IEEE.
34. Veit D, Gadringer M, Leitgeb E. About different load configurations for mixed-mode load-pull measurements. In 2019 European Microwave Conference in Central Europe (EuMCE) 2019 May 13 (pp. 150–153). IEEE.
35. Wang H, Fang X, Liu G, Xie Y, Tian X, Leng D, et al. An Approach to Predicting Fatigue Crack Growth Under Mixed-Mode Loading Based on Improved Gaussian Process. *IEEE Access*. 2021 Jan 8; 9:48777–92. <https://doi.org/10.1109/ACCESS.2021.3050132>
36. David René. *Random testing of digital circuits: theory and applications*. New York, NY: Marcel Dekker; 1998.
37. Nadeau-Dostie B, editor. *Design for at-speed test, diagnosis, and measurement*. Boston: Kluwer Academic; 2000.
38. Zhang S, Choi M, Park N, Lombardi F. Cost-driven optimization of coverage of combined built-in self-test OR automated test equipment testing. *IEEE Transactions on Instrumentation and Measurement*. 2007 May 15; 56(3):1094–100. <https://doi.org/10.1109/TIM.2007.894798>
39. Giani A, Sheng S, Hsiao MS, Agrawal VD. Novel spectral methods for built-in self-test in a system-on-a-chip environment. In Proceedings 19th IEEE VLSI Test Symposium. VTS 2001 2001 Apr 29 (pp. 163–168). IEEE.
40. Muradali F, Agarwal VK, Nadeau-Dostie B. A new procedure for weighted random built-in self-test. In Proceedings. International Test Conference 1990 1990 Sep 10 (pp. 660–669). IEEE.
41. Wunderlich HJ. Multiple distributions for biased random test patterns. *IEEE transactions on computer-aided design of integrated circuits and systems*. 1990 Jun; 9(6):584–93. <https://doi.org/10.1109/43.55187>

42. Ali L, Aris I, Hossain FS, Roy N. Design of an ultra high speed AES processor for next generation IT security. *Computers Electrical Engineering*. 2011 Nov 1; 37(6):1160–70. <https://doi.org/10.1016/j.compeleceng.2011.06.003>
43. Cao Q, Li S. A high-throughput cost-effective ASIC implementation of the AES Algorithm. In 2009 IEEE 8th International Conference on ASIC 2009 Oct 20 (pp. 805–808). IEEE.
44. Yin H, Debiao H, Yong K, Xiande F. High-speed ASIC implementation of AES supporting 128/192/256 bits. In 2009 International Conference on Test and Measurement 2009 Dec 5 (Vol. 1, pp. 95–98). IEEE.
45. Sever R, Ismailoglu AN, Tekmen YC, Askar M. A high speed ASIC implementation of the Rijndael algorithm. In 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512) 2004 May 23 (Vol. 2, pp. II-541). IEEE.
46. Shastry PS, Kulkarni A, Sutaone MS. ASIC implementation of AES. In 2012 Annual IEEE India Conference (INDICON) 2012 Dec 7 (pp. 1255–1259). IEEE.
47. Su CP, Lin TF, Huang CT, Wu CW. A high-throughput low-cost AES processor. *IEEE Communications Magazine*. 2003 Dec 19; 41(12):86–91. <https://doi.org/10.1109/MCOM.2003.1252803>
48. Liu L, Luke D. Implementation of AES as a CMOS core. In CCECE 2003-Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No. 03CH37436) 2003 May 4 (Vol. 1, pp. 53–56). IEEE.
49. Yu B, Li X, Zhang N, Sun Y. A low cost, low power AES ASIC with high DPA resisting ability. In 2009 IEEE Asian Solid-State Circuits Conference 2009 Nov 16 (pp. 285–288). IEEE.