



# **On-Chip TaO<sub>x</sub>-Based Non-volatile Resistive Memory for** *in vitro* **Neurointerfaces**

Maksim Zhuk<sup>1</sup>, Sergei Zarubin<sup>1</sup>, Igor Karateev<sup>2</sup>, Yury Matveyev<sup>3</sup>, Evgeny Gornev<sup>4</sup>, Gennady Krasnikov<sup>4</sup>, Dmitiry Negrov<sup>5</sup>\* and Andrei Zenkevich<sup>1</sup>\*

<sup>1</sup> Laboratory of Functional Materials and Devices for Nanoelectronics, Moscow Institute of Physics and Technology, Moscow, Russia, <sup>2</sup> National Research Center, Kurchatov Institute, Moscow, Russia, <sup>3</sup> Deutsches Elektronen-Synchrotron, Hamburg, Germany, <sup>4</sup> Molecular Electronics Research Institute (MERI), Moscow, Russia, <sup>5</sup> Laboratory of Neurocomputing Systems, Moscow Institute of Physics and Technology, Moscow, Russia

### **OPEN ACCESS**

### Edited by:

Erika Covi, Politecnico di Milano, Italy

#### Reviewed by: Zhongrui Wang,

University of Massachusetts Amhers, United States Jean-Michel Portal, Aix-Marseille Université, France

#### \*Correspondence:

Dmitiry Negrov negrov.dv@mipt.ru Andrei Zenkevich zenkevich.av@mipt.ru

#### Specialty section:

This article was submitted to Neuromorphic Engineering, a section of the journal Frontiers in Neuroscience

Received: 08 November 2019 Accepted: 23 January 2020 Published: 26 February 2020

#### Citation:

Zhuk M, Zarubin S, Karateev I, Matveyev Y, Gornev E, Krasnikov G, Negrov D and Zenkevich A (2020) On-Chip TaO<sub>x</sub>-Based Non-volatile Resistive Memory for in vitro Neurointerfaces. Front. Neurosci. 14:94. doi: 10.3389/fnins.2020.00094 The development of highly integrated electrophysiological devices working in direct contact with living neuron tissue opens new exciting prospects in the fields of neurophysiology and medicine, but imposes tight requirements on the power dissipated by electronics. On-chip preprocessing of neuronal signals can substantially decrease the power dissipated by external data interfaces, and the addition of embedded non-volatile memory would significantly improve the performance of a co-processor in real-time processing of the incoming information stream from the neuron tissue. Here, we evaluate the parameters of TaO<sub>x</sub>-based resistive switching (RS) memory devices produced by magnetron sputtering technique and integrated with the 180-nm CMOS field-effect transistors as possible candidates for on-chip memory in the hybrid neurointerface under development. The electrical parameters of the optimized one-transistor-oneresistor (1T-1R) devices, such as the switching voltage (approx.  $\pm 1$  V), uniformity of the  $R_{off}/R_{on}$  ratio (~10), read/write speed (<40 ns), and the number of the writing cycles (up to  $10^{10}$ ), are satisfactory. The energy values for writing and reading out a bit  $\sim 30$ and ~0.1 pJ, respectively, are also suitable for the desired in vitro neurointerfaces, but are still far too high once the prospective in vivo applications are considered. Challenges arising in the course of the prospective fabrication of the proposed TaOx-based RS devices in the back-end-of-line process are identified.

Keywords: neural tissue, *in vitro* neurointerfaces, high-density microelectrode arrays, non-volatile memory, resistive switching, tantalum oxide, 1T-1R device, back-end-of-line process

# INTRODUCTION

Modern electrophysiological techniques provide us with the versatile tools to study the inner workings of living neuronal circuits and open an opportunity to control them at the finest level. These methods, ranging from patch clamp to high-density microelectrode arrays, are of tremendous use in single-cell, neuronal culture, and brain studies (Bonifazi and Fromherz, 2002; Eversmann et al., 2011; Eickenscheidt et al., 2012; Szostak et al., 2017; Luan et al., 2018). Moreover, the advances in electrophysiology and neuroscience provide the possibility to implement novel medical devices, such as neuroprosthetics and brain–computer interfaces. In turn, the technological

development of microelectronics and microfabrication have made it possible to implement tiny devices that can simultaneously receive the data from tens of thousands of channels (Frey et al., 2010; Massobrio et al., 2015). When combined with modern data processing techniques, such as spike sorting algorithms, these capabilities can be used to handle the data describing the real-time behavior of thousands of neurons in living tissue.

Meanwhile, advanced neuron stimulation techniques, such as optogenetics, have emerged (Goncalves et al., 2017). Using such tools, one can create precise high-bandwidth bidirectional interfaces to neuronal tissue, which is of interest not only to fundamental neurophysiological studies but for pharmacology and medicine as well.


Direct contact with living tissue imposes tight requirements on the power dissipated by electronics. On the other hand, highly integrated electrophysiological devices provide tremendous amount of data, and in all cases, except for simple recording experiments, these data should be processed in real time. In this respect, off-loading raw data to remote processing equipment is not the best solution since, in high-density systems, the data acquisition rate can reach several gigabytes per second, and the data transfer circuitry will itself use a substantial amount of power. Moreover, this transfer and processing will introduce additional delays and, particularly in the case of medical applications, it is inconvenient to route such wide highspeed interfaces to the external processing devices. Today, it is possible to make processing devices with power requirements of less than 20 mW/GOPS (Reuther et al., 2019) and this paves the way to preprocess on-chip neuronal signals from several tens of thousands of channels. Considering a typical event rate of 1,000 events per second, observed by a probe of comparable area (Juavinett et al., 2019) and estimating the amount of computations required to classify a single event as 10<sup>6</sup> operations, one can detect and classify neuronal spikes in less than a 100-mW power envelope, which is much less than it would be required to transmit the raw data out (around 300-400 mW) for serial link with the required bandwidth (Hsiao et al., 2006).

Nevertheless, even using on-chip processing of the raw data, it is still desirable to lower the power consumption of the data processing circuitry further down. One way to achieve this is to replace the static memories used by data processors with some kind of the emerging non-volatile memory. Since static memories are responsible for a substantial fraction of the dissipated power, this approach looks appealing.

The above-mentioned approaches are currently being investigated, ultimately aiming at the development of a hybrid neurointerface for bidirectional communication with the living neuronal tissue in real time. The schematic diagram of such prospective neurointerface is shown in **Figure 1**. As pointed out above, the idea is to reduce the external input/output data rate and to enable online processing of neuronal activity. A substantial data rate reduction can be achieved by processing raw voltage waveforms to extract spiking activity from neurons in contact with the interface electrode array. Such procedure requires the application of data clustering algorithms, known as spike sorting, which work by matching raw data to pre-extracted encoded patterns and adapting to changes online. Although these patterns change slowly following the changes in the neuronal tissue as well as the electrical drift of electrodes, access to them is constantly required, and every extracted spike demands quite a large exchange with the memory. The detailed architecture of the neurointerface will be described elsewhere. The current work presumes that, potentially, the density of resistive random access memory (ReRAM) can be substantially higher than those of static RAM (SRAM). In addition, suggesting that the spiking activity of neurons occurs irregularly, the corresponding access to the memory is relatively rare, and since ReRAM in the retention mode does not require any (static) energy consumption, it would eventually be beneficial compared to SRAM. Therefore, here, we shall consider resistive switching (RS) non-volatile memory arrays, which can be integrated into the neurointerface chip. RS non-volatile memory has been previously used for processing-in-memory, particularly to simulate spiking networks (Pantazi et al., 2016; Wang et al., 2018), to accelerate vectormatrix multiplications (Prezioso et al., 2015) or to discriminate the recorded neuronal spiking events from the background activity and perform data compression of signals recorded by a multi-electrode array (Gupta et al., 2016).

Among the different non-volatile memory concepts, the one exploiting the reversible RS effect in thin films of transition metal oxides is a viable candidate (Rohde et al., 2005; Yang et al., 2010; Wong et al., 2012). The advantages of this kind of RS devices, once they are carefully optimized in terms of combination of materials, thickness of the functional layer, and switching pulses parameters, are as follows: good scalability (Govoreanu et al., 2011; Park et al., 2012), low power consumption (Goncalves et al., 2017), relatively high read/write speed (Lee et al., 2010, 2011), large number of writing cycles (Rohde et al., 2005; Kim et al., 2011), and, most importantly for the emerging neurointerfacing applications, the possibility to fabricate memory devices in the back-end-of-line (BEOL) process (Kim et al., 2012; Park et al., 2013; Goux et al., 2014; Li et al., 2018) of modern high-density mixed-signal fabrication flow. Dozens of papers have been published previously, describing the ReRAM devices employing mainly TiO<sub>2</sub> (Frey et al., 2010; Jeong et al., 2009), HfO<sub>2</sub> (Yang et al., 2010; Goncalves et al., 2017), and Ta<sub>2</sub>O<sub>5</sub> (Rohde et al., 2005; Wedig et al., 2015) as functional layers. Over the last decade, very promising parameters have been demonstrated in terms of memory window, uniformity, endurance, and retention in RS devices integrated with the CMOS process, and ReRAM has been eventually successfully commercialized (see e.g. Fujitsu ReRAM memory data sheet)<sup>1</sup>. However, the variability of the electrical parameters for different transition metal oxide-based RS devices on the chip and from one switching cycle to another is still an issue, which is attributed to the inherent stochastic nature of the switching process (Fantini et al., 2014; Kim et al., 2014b). Also, the fact that such memory devices have been implemented does not necessarily imply they can be easily integrated into hybrid neurointerfaces under development. In particular, high-density embedded memory arrays should

<sup>&</sup>lt;sup>1</sup>https://www.fujitsu.com/global/documents/products/devices/semiconductor/ memory/reram/MB85AS4MT-DS501-00045-1v0-E.pdf



have RS devices placed in the lowest possible metallization layers to increase the density and to lower routing congestion. Moreover, this approach decreases the parasitic capacitances of memory lines, thus lowering the overall energy consumption. Such placement requires the stability of the RS device parameters upon subsequent processing steps, which are performed at temperatures up to ~400°C as part of the standard fabrication technology (Walczyk et al., 2011).

Tantalum oxide is a popular functional layer used to devise resistive memory devices, and indeed, there have been a large number of published papers describing the operation of RS devices employing TaO<sub>x</sub> and different electrodes, including both 1-bit (Wong et al., 2012) and multi-bit ("analog") (Kim et al., 2014a) switching behavior. The functional properties of transition metal oxide-based RS devices integrated with CMOS transistors (so-called one transistor-one resistor, 1T-1R, memory device) are well documented either (Lee et al., 2010, 2011). Nevertheless, once the goal is to fabricate TaOx-based 1T-1R RS devices to be used as built-in memory arrays for neurointerface applications, careful optimization of their parameters is needed so that they could fit the requirements, such as uniform switching voltage (in the range  $\pm 1$ –2 V), low energy consumption ( $\sim 10/0.1$ pJ per write/read operation), modest retention time (several days), and high endurance ( $>10^7$  writing cycles).


In this work, we describe the implementation of  $TaO_x$ based resistive switching devices and their integration with the matrices of 180-nm CMOS transistors, ultimately aiming at the development of on-chip non-volatile memory arrays. Such memory can be used for the temporary storage of the data from the co-processor integrated on the bidirectional neurointerface chip and processing the information from the neuronal tissue in real time.

# MATERIALS AND METHODS

Pt bottom electrode was deposited by magnetron sputtering. In order to form the metal-insulator-metal functional structure, windows  $\sim 5 \,\mu\text{m} \times 5 \,\mu\text{m}$  in size were first formed by dry plasma etching in a SiO<sub>x</sub> layer grown plasma-enhanced chemical vapor deposition technique (the schematic is shown in Figure 2A). The TaO<sub>x</sub> layer, 5–20 nm in thickness, was deposited by direct current reactive magnetron sputtering of pure metal Ta target in pure O<sub>2</sub>. The top electrode (TE) Ta thin film with precise thickness in the nanometer range was further deposited in the same vacuum cycle from the same Ta target sputtered in an Ar atmosphere. To study the effect of the top electrode on the electrical properties of TaO<sub>x</sub>based RS devices, alternative TEs, such as W, TiN, Ag, and Al, were also deposited (see Supplementary Table S1). The TE was capped with a thick W film in the same vacuum cycle to ensure the conductivity across the electrode area and protect the active Ta layer from oxidation.

Hard X-ray photoemission spectroscopy (HAXPES) analysis of as-grown TaO<sub>x</sub> films was performed at DESY synchrotron (endstation P22) at the excitation X-ray energy of E = 6 keV (an overall energy resolution of about 0.2 eV) with Specs 225-HV analyzer. The photoelectrons at such energies have the inelastic mean free path of  $\sim$ 7 nm, thus increasing the probing depth up to  $\sim$ 20–22 nm. Consequently, the relative contribution of the surface components is decreased, and true chemical composition across the bulk of the tantalum oxide layer can be revealed.

Sub-micron 1T-1R RS devices were fabricated by integrating the Pt/TaO<sub>x</sub>/Ta structures described above with 180-nm CMOS field-effect transistors in a 1,024  $\times$  1,024 matrix (**Figure 2B**). Combining optical and e-beam lithography patterning, the RS



devices were formed on top of remote W contacts to the drain of *n*-channel transistors (see **Supplementary Figure S1a**).

The electrical measurements were performed using a Keysight B1500A semiconductor device parameter analyzer in combination with a Cascade Microtech Summit 11000M probe station. The polarity of the voltage corresponds to the value on the top electrode. The forming voltage was derived from the first I-V curve. All endurance tests were performed by switching with square waveform voltage pulses in a vast time width range (40 ns-1  $\mu$ s). For 1T-1R device characterization, an additional channel was used to control the gate voltage.

Transmission electron microscopy (TEM) study was performed with the S/TEM Titan 80–300 (Thermo Fisher Scientific) microscope equipped with a spherical aberration probe corrector, an energy-dispersive X-ray spectrometer (EDAX), and a high-angle annular dark-field detector (Fischione). The microscope was operated at 300 kV.

### **RESULTS AND DISCUSSION**

The actual elemental composition of a few-nanometer-thick functional TaO<sub>x</sub> layer (capped with Al) is O:Ta  $\sim$ 3.1, as revealed by Rutherford backscattering spectrometry (RBS) analysis (see Supplementary Figure S2). HAXPES analysis was used to confirm the overall super-stoichiometric elemental composition of the TaO<sub>x</sub> layer up to O:Ta  $\sim$ 3.9, as compared to the stoichiometric Ta<sub>2</sub>O<sub>5</sub> film grown by atomic layer deposition (spectra shown in Figure 3), implying a large excess of O atoms in the as-grown tantalum oxide layer. In addition, HAXPES data revealed two non-equivalent O states in the sputtered TaO<sub>x</sub> layer: the lines with BE = 532.3 eV and BE = 533.2 eV, which are attributed to the stoichiometric Ta<sub>2</sub>O<sub>5</sub> (equivalent to that grown by ALD), and extra oxygen trapped during the sputtering process, respectively. By taking the relative Ta4d and O1s peak areas and using the corresponding photoeffect cross-sections, we calculated the overall composition to be Ta<sub>1</sub>O<sub>3.9</sub>, in reasonable agreement with the RBS results.


The fabricated Ta/TaO<sub>x</sub>/Pt RS cells were characterized in quasi-direct current (DC) mode by recording the I-V sweeps.


Using the compliance current set at  $I_c = 10^{-4}$  A, the first switching cycle (called "electroforming") was similar, within 0.5 V, to the subsequent ones, indicating the "forming-free" operation (**Figures 4A,B**). However, the variability of the switching parameters from cycle to cycle evident from the presented I-V curves is quite significant.


The thickness of the functional layer was further varied in the range of 3-24 nm in order to minimize the forming voltage while maintaining the maximal number of switching cycles. The data for  $U_{\text{form.}}$  vs. the thickness of the TaO<sub>x</sub> layer are given in **Figure 5**. The number of the switching cycles for the devices with different thicknesses is given in the inset.

Thus, an optimized functional structure was further used to fabricate devices in "cross-bar" geometry (**Supplementary** Figure S1b) for endurance tests with short (<50 ns) pulses. The results of such tests using  $U_{\text{on}} = 0.8 \text{ V}/U_{\text{off}} = -1.0 \text{ V}$  and t = 40 ns are presented in Figure 6.

The retention test was further conducted for the same RS devices to examine their long-term memory functionality. After the SET process at room temperature, when all devices are in the low-resistance state (LRS), the chip is subjected to heating up to  $T = 200^{\circ}$ C. The change of LRS  $R_{on}$  value by 10% was chosen as










a criterion for the device unacceptable degradation. According to the Arrhenius plot of the measured data (**Figure** 7), the devices successfully pass the retention time of 10 years at  $T = 85^{\circ}$ C. However, this temperature obviously cannot be reached in our application since on-chip memory matrix basically contacts the living neuron cells. Therefore, the operating temperature should be less than 40°C, which will be ensured by the heat removal in the current version of the *in vitro* chip. Direct simulation of the heating balance in the entire system with realistic contributions has not been carried out so far.


Let us now describe the electrical properties of the 1T-1R RS devices employing the optimized 1R devices described above and the factory 180-nm CMOS transistors. While setting the compliance current by the gate voltage on the transistor at  $I_c = 3 \times 10^{-2}$  mA, the average electroforming voltage of the 1T-1R devices in DC mode was less than 1.5 V, with stable *I*-*V* form during 100 DC cycles (**Figure 8**). The endurance test was performed by applying 100-ns-long switching pulses of selected memory cells. In order to maintain the best switching uniformity during the endurance test, the voltage pulse parameters were chosen to provide  $R_{\rm on}/R_{\rm off} \sim 10$  and were set as U = + 1.7 V/-2.1 V, t = 100 ns. The fabricated sub-micrometer 1T-1R devices survive more than  $10^{10}$  switching cycles without any signs of degradation (**Figure 9**).

The use of 1T-1R built-in memory devices prepared in the BEOL process implies that they are fabricated early BEOL flow










in a second-third metallization layer and should maintain their characteristics following the subsequent annealing at  $T = 400^{\circ}$ C, which is part of the upper Al metallization layers technology. In order to investigate the compatibility of the fabricated 1T-1R memory devices with the 180-nm CMOS technology, they were post-annealed in vacuum ( $10^{-6}$  Torr) at  $T = 400^{\circ}$ C for  $\sim 30$  min. It was found that, upon such annealing step, both pristine and electroformed devices have degraded, yielding very high leakage current and no resistive switching (**Supplementary Figure S3**). In order to investigate the degradation mechanism to possibly improve the thermal stability of the device parameters, we have used transmission electron microscopy analysis of the device stack cross-section before and after annealing. The images shown in **Figure 10** indicate that the crystalline structure of the Ta layer



has vanished upon annealing, while the relative thickness of the Ta vs.  $TaO_x$  layers has changed. This suggestion is confirmed by comparing fast Fourier transform (FFT) pictures of the Ta layer before and after annealing, shown in the insets in **Figures 10A,C**. The oxygen concentration profile across the stack obtained using energy-dispersive X-ray (EDX) analysis with a sub-nanometer exciting electron beam reveals the redistribution of oxygen atoms in the stack (**Figures 10B,D**), implying the redox reaction at the Ta/TaO<sub>x</sub> interface. The reduction of tantalum oxide may eventually result in the dramatic decrease of its resistivity, which is the cause of the degradation.

In order to overcome the latter problem of degradation of the 1T-1R device properties during the BEOL process, magnetron sputtering of the tantalum oxide layer was performed at  $T = 400^{\circ}$ C (prior to Ta layer deposition at room temperature). Such step results in the "normalizing" of the stoichiometry of the TaO<sub>x</sub> layer to O/Ta  $\approx 2.5$ , as confirmed by RBS analysis (not shown), and excludes further oxidation of the Ta layer on top. Thus, the prepared Ta/TaO<sub>x</sub>/Pt-based 1T-1R devices successfully survive the annealing at  $T = 400^{\circ}$ C for 30 min, to yield at least  $\sim 10^{7}$  of the switching cycles (tests are still in progress) (**Supplementary Figure S4**). However, it comes at the price of increasing the electroforming voltage up to  $U_{\text{form.}} = + 2.5$  V (as compared to  $U_{\text{form.}} = + 1.4$  V for non-annealed devices).

In conclusion, on-chip non-volatile memory may significantly improve the performance of the co-processor to be used for real-time processing of the information stream received from the neuron tissue in neurointerfaces under development. Among several candidates, resistive memory (ReRAM) is a viable option. We have evaluated the use of Ta/TaO<sub>x</sub>/Pt-based resistive devices produced by magnetron sputtering and integrated with the 180nm CMOS field-effect transistors as a possible candidate for onchip memory. While the electrical parameters of the optimized 1T-1R devices, such as switching voltage (approx.  $\pm 1$  V), uniformity of the  $R_{off}/R_{on}$  ratio (~10), read and write speed




FIGURE 10 High-resolution TEM images of the Ta/TaO<sub>x</sub>/Pt device stack cross-section (a) and the same device following the annealing at *T* = 400°C, 30 min (c) (FFT of the Ta metallic layer is shown in the *inset*). (b,d) Elemental profiles across the stack as revealed by EDX analysis of the as-prepared and annealed stacks, respectively.

(<40 ns), and the number of the writing cycles ( $\sim 10^{10}$ ), are encouraging, there are still challenges to overcome. In particular, the energy per write operation is  $\sim 30$  pJ, which is still much too high for use *in vivo* applications, where the power consumption and heat dissipation are critical constraints. Also, the perspective to fabricate memory on-chip in the BEOL process implies the metallization annealing steps (at  $T = 400^{\circ}$ C), which affects the operation of the fabricated devices. Further work is necessary to optimize the device stack and fabrication technology to enable TaO<sub>x</sub>-based non-volatile memory matrices to be used in hybrid neurointerfaces under development.

### DATA AVAILABILITY STATEMENT

All datasets generated for this study are included in the article/**Supplementary Material**.

# **AUTHOR CONTRIBUTIONS**

MZ fabricated devices and performed electrical characterization and wrote the draft of the manuscript. SZ prepared samples

and performed preliminary TEM analysis. IK analyzed with HR TEM/EDX the composition/structure of RS devices. YM analyzed with HAXPES the chemical composition of TaOx layers. EG and GK provided wafers with CMOS transistors pre-fabricated for further integraion of memory devices under investigation. DN motivated the work, analyzed the data and partially wrote the manuscript. AZ posed the problem, directed the experiments and contributed to the writing of the manuscript.

### FUNDING

This work was performed using equipment of MIPT Shared Facilities Center with the financial support from the National Technology Initiative Program "Artificial Intelligence" (Russia).

### SUPPLEMENTARY MATERIAL

The Supplementary Material for this article can be found online at: https://www.frontiersin.org/articles/10.3389/fnins.2020. 00094/full#supplementary-material

# REFERENCES

- Bonifazi, P., and Fromherz, P. (2002). Silicon chip for electronic communication between nerve cells by non-invasive interfacing and analog–digital processing. *Adv. Mater.* 14, 1190–1193. doi: 10.1002/1521-4095
- Eickenscheidt, M., Jenkner, M., Thewes, R., Fromherz, P., and Zeck, G. (2012). Electrical stimulation of retinal neurons in epiretinal and sub retinal configuration using a multi capacitor array. *J. Neurophysiol.* 107, 2742–2755. doi: 10.1152/jn.00909.2011
- Eversmann, B., Lambacher, A., Gerling, T., Kunze, A., Fromherz, P., and Thewes, R. (2011). "A neural tissue interfacing chip for in-vitro applications with 32k recording / stimulation channels on an active area of 2.6 mm2," in *Proceedings* of the European Solid-State Circuits Conference, Piscataway, NJ.
- Fantini, A., Goux, L., Redolfi, A., Degraeve, R., Kar, G., Chen, Y. Y., et al. (2014). "Lateral and vertical scaling impact on statistical performances and reliability of 10nm TiN/Hf(Al)O/Hf/TiN RRAM devices," in *Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers*, Honolulu, HI.
- Frey, U., Sedivy, J., Heer, F., Pedron, R., Ballini, M., Mueller, J., et al. (2010). Switchmatrix-based high-density microelectrode array in CMOS technology. *IEEE J. Solid State Circ.* 45, 467–482. doi: 10.1109/JSSC.2009.2035196
- Goncalves, S. B., Ribeiro, J. F., Silva, A. F., Costa, R. M., and Correia, J. H. (2017). Design and manufacturing challenges of optogenetic neural interfaces: a review. *J. Neural Eng.* 14:041001. doi: 10.1088/1741-2552/aa7004
- Goux, L., Fantini, A., Redolfi, A., Chen, C. Y., Shi, F. F., Degraeve, R., et al. (2014). "Role of the Ta scavenger electrode in the excellent switching control and reliability of a scalable low-current operated TiN\Ta2O5\Ta RRAM device," in *Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers*, Honolulu, HI.
- Govoreanu, B., Kar, G. S., Chen, Y., Paraschiv, V., Kubicek, S., Fantini, A., et al. (2011). "10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation," in *Proceedings of the 2011 International Electron Devices Meeting*, Washington, DC.
- Gupta, I., Serb, A., Khiat, A., Zeitler, R., Vassanelli, S., and Prodromakis, T. (2016). Real-time encoding and compression of neuronal spikes by metal-oxide memristors. *Nat. Commun.* 7:12805. doi: 10.1038/ncomms1 2805
- Hsiao, C. H., Kao, M. S., Jen, C. H., Hsu, Y. H., Yang, P. L., Chiu, C. T., et al. (2006). "A 3.2 GBIT/S CML transmitter with 20: 1 multiplexer in 0.18 CMOS technology," in *Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006*, (Piscataway, NJ: IEEE), 179–183. doi: 10.1109/MIXDES.2006.1706563
- Jeong, H. Y., Lee, J. Y., Choi, S.-Y., and Kim, J. W. (2009). Microscopic origin of bipolar resistive switching of nanoscale titanium oxide thin films. *Appl. Phys. Lett.* 95:62108. doi: 10.1063/1.3251784
- Juavinett, A. L., Bekheet, G., and Churchland, A. K. (2019). Chronically implanted neuropixels probes enable high-yield recordings in freely moving mice. *eLife* 8:47188. doi: 10.7554/eLife.47188
- Kim, K.-H., Gaba, S., Wheeler, D., Cruz-Albrecht, J. M., Hussain, T., Srinivasa, N., et al. (2012). A functional hybrid memristor crossbar-array/cmos system for data storage and neuromorphic applications. *Nano Lett.* 12, 389–395. doi: 10.1021/nl203687n
- Kim, S., Choi, S., Lee, J., and Lu, W. D. (2014a). Tuning resistive switching characteristics of tantalum oxide memristors through Si doping. ACS Nano 8, 10262–10269. doi: 10.1021/nn503464q
- Kim, S., Choi, S., and Lu, W. (2014b). Comprehensive physical model of dynamic resistive switching in an oxide memristor. ACS Nano 8, 2369–2376. doi: 10. 1021/nn405827t
- Kim, Y., Lee, S. R., Lee, D., Lee, C. B., Chang, M., Hur, J. H., et al. (2011). "Bilayered RRAM with unlimited endurance and extremely uniform switching," in *Proceedings of the 2011 Symposium on VLSI Technology - Digest of Technical Papers*, Honolulu, HI.
- Lee, H. Y., Chen, Y. S., Chen, P. S., Gu, P. Y., Hsu, Y. Y., Wang, S. M., et al. (2010). "Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance," in *Proceedings of the 2010 International Electron Devices Meeting*, San Francisco, CA.

- Lee, M.-J., Lee, C. B., Lee, D., Lee, S. R., Chang, M., Hur, J. H., et al. (2011). A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x/TaO2-x bilayer structures. *Nat. Mater.* 10, 625–630. doi: 10.1038/nmat3070
- Li, C., Hu, M., Li, Y., Jiang, H., Ge, N., Montgomery, E., et al. (2018). Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* 1, 52–59. doi: 10.1038/s41928-017-0002-z
- Luan, S., Williams, I., Maslik, M., Liu, Y., De Carvalho, F., Jackson, A., et al. (2018). Compact standalone platform for neural recording with real-time spike sorting and data logging. J. Neural Eng. 15:046014. doi: 10.1088/1741-2552/aabc23
- Massobrio, P., Tessadori, J., Chiappalone, M., and Ghirardi, M. (2015). In vitro studies of neuronal networks and synaptic plasticity in invertebrates and in mammals using multielectrode arrays. *Neural Plast.* 2015:196195. doi: 10.1155/ 2015/196195
- Pantazi, A., Woźniak, S., Tuma, T., and Eleftheriou, E. (2016). All-memristive neuromorphic computing with level-tuned neurons. *Nanotechnology* 27:355205. doi: 10.1088/0957-4484/27/35/355205
- Park, S., Kim, H., Choo, M., Noh, J., Sheri, A., Jung, S., et al. (2012). "RRAM-based synapse for neuromorphic system with pattern recognition function," in *Proceedings of the 2012 International Electron Devices Meeting*, San Francisco, CA.
- Park, S., Noh, J., Choo, M., Sheri, A. M., Chang, M., Kim, Y.-B., et al. (2013). Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device. *Nanotechnology* 24:384009. doi: 10.1088/0957-4484/24/38/ 384009
- Prezioso, M., Merrikh-Bayat, F., Hoskins, B. D., Adam, G. C., Likharev, K. K., and Strukov, D. B. (2015). Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* 521, 61–64. doi: 10.1038/ nature14441
- Reuther, A., Michaleas, P., Jones, M., Gadepally, V., Samsi, S., and Kepner, J. (2019). Survey and benchmarking of machine learning accelerators. Waltham, MA: IEEE High Performance Extreme Computing Conference (HPEC), 1–9. doi: 10.1109/HPEC.2019.8916327
- Rohde, C., Choi, B. J., Jeong, D. S., Choi, S., Zhao, J.-S., and Hwang, C. S. (2005). Identification of a determining parameter for resistive switching of TiO2 thin films. *Appl. Phys. Lett.* 86:262907. doi: 10.1063/1.1968416
- Szostak, K. M., Grand, L., and Constandinou, T. G. (2017). Neural interfaces for intracortical recording: requirements, fabrication methods, and characteristics. *Front. Neurosci.* 11:665. doi: 10.3389/fnins.2017.00665
- Walczyk, C., Walczyk, D., Schroeder, T., Bertaud, T., Sowinska, M., Lukosius, M., et al. (2011). Impact of temperature on the resistive switching behavior of embedded HfO2-based RRAM devices. *IEEE Trans. Elec. Dev.* 58, 3124–3131. doi: 10.1109/TED.2011.2160265
- Wang, Z., Joshi, S., Savel'ev, S., Song, W., Midya, R., Li, Y., et al. (2018). Fully memristive neural networks for pattern classification with unsupervised learning. *Nat. Electron.* 1, 137–145. doi: 10.1038/s41928-018-0023-2
- Wedig, A., Luebben, M., Cho, D.-Y., Moors, M., Skaja, K., Rana, V., et al. (2015). Nanoscale cation motion in TaOx, HfOx and TiOx memristive systems. *Nat. Nanotechnol.* 11:67. doi: 10.1038/nnano.2015.221
- Wong, H. P., Lee, H., Yu, S., Chen, Y., Wu, Y., Chen, P., et al. (2012). Metal–Oxide RRAM. *Proc. IEEE* 100, 1951–1970. doi: 10.1109/JPROC.2012.2190369
- Yang, J. J., Zhang, M.-X., Strachan, J. P., Miao, F., Pickett, M. D., Kelley, R. D., et al. (2010). High switching endurance in TaOx memristive devices. *Appl. Phys. Lett.* 97:232102. doi: 10.1063/1.3524521

**Conflict of Interest:** The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

Copyright © 2020 Zhuk, Zarubin, Karateev, Matveyev, Gornev, Krasnikov, Negrov and Zenkevich. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.