

Article

The Effect of Gate Work Function and Electrode Gap on Wide Band-Gap Sn-Doped α**-Ga2O³ Metal–Semiconductor Field-Effect Transistors**

Han-Sol Ro ¹ , Sung Ho Kang ² and Sungyeop Jung 1,[*](https://orcid.org/0000-0003-2669-1797)

- Semiconductor Devices and Circuits Laboratory, Advanced Institute of Convergence Technology, Seoul National University, Suwon 16229, Korea; hansolro@snu.ac.kr
- ² Research Center for Materials, Components and Equipment, Advanced Institute of Convergence Technology, Seoul National University, Suwon 16229, Korea; bendo@snu.ac.kr
- ***** Correspondence: sungyeop.jung@snu.ac.kr

Abstract: We present technology computer aided design (TCAD) results for wide band-gap Sn-doped α -Ga₂O₃ metal–semiconductor field-effect transistors (MESFETs). In particular, the effect of gate work function and electrode gap length on the electrical characteristics is demonstrated for a thorough understanding of the behavior of such devices. The gate work function significantly affects the reverse bias drain current under the gate-current dominant regime, whereas a gate-source/drain gap larger than 0.1 μ m has a negligible effect on the drain current.

Keywords: metal–semiconductor field-effect transistors; work function; device structure; technology computer-aided design; numerical simulation

check for

S. The Effect of Gate Work Function and Electrode Gap on Wide Band-Gap Sn-Doped α-Ga₂O₃ Metal–Semiconductor Field-Effect Transistors. *Materials* **2022**, *15*, 913. [https://doi.org/10.3390/](https://doi.org/10.3390/ma15030913) [ma15030913](https://doi.org/10.3390/ma15030913)

Academic Editor: Daniel Tomaszewski

Received: 27 December 2021 Accepted: 22 January 2022 Published: 25 January 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

1. Introduction

During the past decade, ultrawide bandgap $Ga₂O₃$ semiconductors with a bandgap of 4.5~5.3 eV (depending on the crystal structure) have been investigated as an alternative to SiC and GaN (3.3 and 3.4 eV, respectively) for high-power electronic device applications [\[1](#page-8-0)[,2\]](#page-8-1). Among five different phases of Ga₂O₃ (α, β, γ, ε, and δ) [\[3\]](#page-8-2), the orthorhombic $β$ phase is the most stable thermodynamically, while the rhombohedral corundum α phase is semi-stable [\[4\]](#page-8-3). On the other hand, the band gap of α -Ga₂O₃ is 5.3 eV [\[5](#page-8-4)[,6\]](#page-8-5), which is wider compared to β-Ga₂O₃ 4.9 eV [\[1](#page-8-0)[,7](#page-8-6)[,8\]](#page-8-7), promising a higher breakdown field.

Conventionally, $β$ -Ga₂O₃ has been grown via molecular beam epitaxy [\[1,](#page-8-0)[2\]](#page-8-1) on a β-Ga₂O₃ substrate grown from the melt [\[9\]](#page-8-8). However, it is difficult to produce a β-Ga₂O₃ wafer with a diameter large enough for practical application due to easy formation of cleavages such that the wafer size is limited to four inches [\[9\]](#page-8-8). Recently, mist chemical vapor deposition (Mist-CVD) has been introduced as a non-vacuum solution-process heteroepitaxy for α -Ga₂O₃ on mass-produced sapphire (Al₂O₃) wafers up to six inches, with a similar a crystal structure to α -Ga₂O₃ [\[10–](#page-8-9)[14\]](#page-9-0). Being able to lift α -Ga₂O₃ off of the sapphire substrate and bond it to other substrates with high thermal conductivity (such as SiC, AlN, diamond, etc.) provides an additional advantage in high power switching and RF applications over β-Ga₂O₃ with a low thermal conductivity [\[9\]](#page-8-8). Despite these promising results on the epitaxial growth of α -Ga₂O₃ on sapphire, there are few demonstrations of electronic devices based on α -Ga₂O₃ [\[15](#page-9-1)[–17\]](#page-9-2).

A high-quality Silver oxide AgO_x Schottky contact was incorporated into Sn-doped α -Ga₂O₃ metal-semiconductor field-effect transistors (MESFET) [\[16\]](#page-9-3) in order to achieve high rectifying Schottky contact at the gate–semiconductor interface. The use of the nonmetallic gate electrode for the α -Ga₂O₃ MESFET enables the formation of the gate electrode and the metallic source/drain contact at the same plane (i.e., a coplanar configuration). In 2019, an in-depth experimental study on the oxidized metal Schottky contacts (of which the

work function ranges from 4.70 to 5.80 eV) including AgO_x, on β-Ga₂O₃ was reported [18]. However, a similar work on the oxidized metal Schottky contacts on α -Ga₂O₃ has not been reported yet. Therefore, the design strategy for optimal operation is lacking.

In this study, we begin by conducting a study on the effect of the gate work function on the electrical characteristics of wide band-gap Sn-doped α -Ga₂O₃ MESFET for a broad range of the work function, from 4.40 to 5.80 eV. The optimal gate work function found thusly will be applied while varying the source/drain-gate gap length between 0.1 to $2.0 \, \mu$ m. Electrical characteristics issued from these parameters will then be discussed, deepening our knowledge of the optimal configuration of such a device.

2. Materials and Methods 2. Materials and Methods

2.1. Metal–Semiconductor Field-Effect Transistor (MESFET) 2.1. Metal–Semiconductor Field-Effect Transistor (MESFET)

A metal–semiconductor field-effect transistor (MESFET) consists of a substrate, a A metal–semiconductor field-effect transistor (MESFET) consists of a substrate, a semiconductor layer, the gate electrode (G), and the source (S) and drain (D) electrodes semiconductor layer, the gate electrode (G), and the source (S) and drain (D) electrodes (Figure [1\)](#page-1-0). For a coplanar structure, the channel length *L* is defined as the distance between (Figure 1). For a coplanar structure, the channel length *L* is defined as the distance between the S and D electrode; hence, $L = L_G + 2 \times L_{\text{gap}}$, where L_G is the gate length and L_{gap} is the gap between the S/D electrode and the G electrode. The channel width is denoted by *W*. gap between the S/D electrode and the G electrode. The channel width is denoted by *W*. The thickness of the semiconductor layer is denoted by *d*s. The thickness of the semiconductor layer is denoted by *d*s.

Figure 1. (a) A schematic diagram for the device structure of an Sn-doped α -Ga₂O₃ MESFET; (b) the energy diagram of the corresponding device. energy diagram of the corresponding device.

The energy structure of an *n*-type *metricial* is determined by the conduction and the c valence band edge level, E_C and E_V ; the total density of states for the conduction and valence band of the continuation density of \mathcal{N} , and \mathcal{N} , the density of states for the total density of valence band of the semiconductor, N_C and N_V , the donor level, E_D , the total density of states for donor N_D of the n-type dopant; and the work function of S/D and G , $W_{S/D}$ and *W_G*, respectively. The dielectric constant ε_s , electron and hole mobility, respectively μ_e and W_s , μ_s *μ*_h, and electron effective mass, *m*_e, describe the electrical properties of the semiconductor. The energy structure of an *n*-type MESFET is determined by the conduction and the valence band of the semiconductor, N_C and N_V ; the donor level, E_D ; the total density of

*μ*_{*μ*} *μ*_{*μ*} and electron enceive mass, *me*, describe the electrical properties of the semiconductor. A complete list of parameters used for the simulation is provided in Table [1.](#page-2-0) The values correspond to the Sn-doped α -Ga₂O₃ MESFET with Ti as the S/D electrodes and AgO_x as the gate electrode. α -Ga₂O₃ is amenable to n-type doping by Sn as well [\[10](#page-8-9)[,19](#page-9-5)[,20\]](#page-9-6), which enhances the free electron concentration and hence the mobility, and facilitates charge carrier injection at the source/drain. The values for *E*_D and *N*_D were taken from [\[16\]](#page-9-3). The typical value and the range of *W_G* were determined considering the reported values in [\[18,](#page-9-4)[21\]](#page-9-7). The value for $W_{S/D}$ was taken from [\[22\]](#page-9-8). Note that edge dislocation could present in the α-Ga₂O₃ epitaxy layer, around 10⁷ (epitaxial lateral overgrowth) ~ 10¹⁰ cm⁻² (Mist-CVD), depending on the deposition methods [\[9\]](#page-8-8), which lowers electron mobility, i.e., 1.3 cm²V⁻¹s⁻¹ for high edge dislocation density [\[5](#page-8-4)[,15,](#page-9-1)[23\]](#page-9-9) and 24 cm²V⁻¹s⁻¹ for low edge dislocation density [\[24\]](#page-9-10) compared to the theoretical value 300 cm²V⁻¹s⁻¹. In this study, the effect of dislocation is considered by carrier mobility.

Table 1. Parameters used for TCAD Simulation.

Although there is a lack of study on the effect of defects at the interface between α -Ga₂O₃ and metal/oxidized metal, for oxide semiconductors the most likely defects are oxygen vacancies, V_{O} , formed by chemical reactions during metal deposition [\[25,](#page-9-11)[26\]](#page-9-12). The number of $V_{\rm O}$ is smaller at the semiconductor–oxidized metal interface compared to the semiconductor–metal interface because of the oxygen-rich deposition conditions for oxidized metal layer $[18]$, which is likely to prevent Fermi level pinning by V_O . Therefore, in this study, the effect of Fermi level pinning is not considered at the semiconductor– gate interface.

2.2. Numerical Simulation

The numerical simulation of MESFET resolves the coupled drift–diffusion current equation and the Poisson's equation to obtain the current–voltage characteristics and the current density, charge carrier, and potential distribution. We adopted TCAD software Atlas from Silvaco, Santa Clara, CA, USA. [\[27\]](#page-9-13). It is an advantage of numerical simulation that the work function can be varied without altering other physical parameters, which is difficult to achieve experimentally. We considered the Schottky barrier lowering and tunneling models computed by Wentzel-Kramers-Brillouin approximation [\[28\]](#page-9-14) at both the source/drain-semiconductor and the gate–semiconductor junction. This allows description of the charge carrier injection at the Schottky junction with a large injection barrier.

In order to investigate the effect of the gate work function, W_G , we varied the latter from 4.4 to 5.8 eV by 0.2 eV while fixing the source/drain-gate gap to 1.0 μ m and the gate length to 8.0 µm. Then, in order to investigate the effect of the source/drain-gate gap, *L*gap, L_{gap} was varied as 0.1, 0.2, 0.5, 1.0, and 2.0 μ m. Concomitantly, the gate length changed accordingly, as 9.8, 9.6, 9.0, 8.0, and 6.0 µm, as the channel length *L* was fixed to 10 µm. The gate work function W_G for the second simulation set was fixed at 5.4 eV.

3. Results and Discussion *back Function Carrier Carrier Gate Work Function on Sn-Doped a*

3.1. Effect of Gate Work Function Variation on Sn-Doped α-Ga₂O₃ Metal–Semiconductor Field-Effect Transistors

3.1.1. Current–Voltage (I-V) Characteristics Figure 2 shows the simulated current–voltage (*I*-*V*) characteristics of MESFETs with

Figure 2 shows the simulated current–voltage (*I*-*V*) characteristics of MESFETs with various gate work functions. The gate current I_G and drain current I_D are plotted as a function of the gate-source voltage V_{GS} . When V_{GS} is larger than the on voltage, V_{on} , and smaller than a certain voltage (~7 V, which is similar to the drain-source, V_{DS}), $V_{on} < V_{GS}$ $\leq V_{DS}$ and I_D dominates over I_G . When $V_{GS} \geq V_{DS}$, I_G dominates over I_D because the drain-gate diode is now forward biased. When V_{GS} is smaller than the on voltage V_{on} , I_{G} is a dominant factor. Figure \angle shows the simulated current–voltage $(i-\nu)$ characteristics of MESFE is [w](#page-3-0)ith

was varied from 4.4 to 5.8 eV by 0.2 eV. An I_G-dominant region is observed for the gate voltages smaller than the on voltage $V_{\text{GS}} < V_{\text{on}}$. smaller than the on voltage *V*GS < *V*on. **Figure 2.** Simulated gate current, I_G , and drain current, I_D for various gate work functions W_G . W_G

as the gate Fermi level is lowered. When $W_G \leq 5.0$ eV, the drain current I_D under the *I*_G-dominant regime becomes comparable and even larger than that under the normaloperation regime. Therefore, the device could not be used as a switching element. When W_G > 5.0 eV, the on-off ratio is around $10^1 \sim 10^7$, showing good rectification behavior. In summary, the degree of electron injection into the gate electrode on the drain side, as will be shown in the following sections, determines the level of off-current, and hence the on-off ratio of the transistor. The on-off ratio, defined as the ratio of *I*_D at *V*_{GS} = 7 V to that at *V*_{GS} = -7 V, increases

In addition, *V*_{on} should be as close as possible to 0 V to guarantee functional transistor behavior. Thus, a gate work function of $W_{\rm G}$ = 5.4 eV is the optimal condition. This condition was used to analyze the effect of the source/drain-gate gap *L*_{gap}.

3.1.2. Current Density Distribution and Vector

Figure [3a](#page-4-0),b provides direct evidence that the current flows into the gate electrode under the *I_G-*dominant regime and the off regime. In particular, the current density is high at the edge of gate on the drain side (black boxes). On the other hand, the current flows out from the gate electrode (Figure [3c](#page-4-0)). The current coming from the drain joins that coming

from the gate, and flows into the source, which establishes the current path of the device under the normal-operation regime. device under the normal-operation regime. device under the normal-operation regime.

at the edge of gate on the edge of gate on the drain side (black boxes). On the other hand, the current flows

Figure 3. Simulated total current density $J_{\text{tot}}(x, y)$ for (a) $V_{\text{GS}} = -7$ V and $V_{\text{DS}} = 7$ V (I_{G} -dominant regime), (b) $V_{\text{GS}} = 0$ V and $V_{\text{DS}} = 7$ V (off regime), (c) $V_{\text{GS}} = 7$ V and $V_{\text{DS}} = 7$ V (regime), (b) $V_{CS} = 0$ V and $V_{DS} = 7$ V (off regime), (c) $V_{CS} = 7$ V and $V_{DS} = 7$ V (normal-operation regime). The arrows represent the simulated total current density vector. A magnified view of the semiconductor region near the gate electrode (18 μ m \leq x \leq 20 μ m for (a,b) and 9 μ m \leq x \leq 11 μ m for (c)) is shown for (a–c). The work function of the gate is $W_G = 5.4$ eV. The red boxes indicate the where the total current density is high. region where the total current density is high. region where the total current density is high.

3.1.3. Carrier Concentration and Potential Distribution 3.1.3. Carrier Concentration and Potential Distribution 3.1.3. Carrier Concentration and Potential Distribution

The semiconductor under the gate electrode is fully or partially depleted, whereas the semiconductor under the source/drain-gate gap is accumulated and the charge carrier concentration is high (*n* ~ 10¹⁷ cm⁻³) (Figure [4a](#page-4-1)–c). In addition, the potential difference toncentration is high ($n \approx 10^{\circ}$ Cm²) (Figure 4a–c). In addition, the potential difference
is -7 V between G and S and -14 V between G and D (under the I_G-dominant regime, Figure [4d](#page-4-1)), and 0 V between G and S and -7 V between G and D (under the off regime, Figure [4e](#page-4-1)). Thus, the current flows into the gate under the I_G -dominant regime and the off regime. e). Thus, the current flows into the current flows into the gate under the *IG-dominant* regime and the off regime.

Figure 4. (a–c) Simulated carrier concentration distribution for $n(x, y)$ (a) $V_{GS} = -7$ V and $V_{DS} = 7$ V (I_G -dominant regime), (b) V_{GS} = 0 V and V_{DS} = 7 V (off regime), (c) V_{GS} = 7 V and V_{DS} = 7 V (normal-operation regime). (**d**-f) Simulated potential distribution $V(x, y)$ for (**d**) $V_{\text{GS}} = -7$ V and $V_{DS} = 7$ V, (e) $V_{GS} = 0$ V and $V_{DS} = 7$ V, (f) $V_{GS} = 7$ V and $V_{DS} = 7$ V. The entire semiconductor layer is shown for all panels (**a–f**). A magnified view of the semiconductor region near the gate electrode (18 μ m \leq x \leq 20 μ m for (a,b,d,e) and 9 μ m \leq x \leq 11 μ m for (c,f)) is shown for all panels. The work function of the gate is $W_G = 5.4$ eV.

3.2. Effect of Source/Drain-Gate Gap Variation on Sn-Doped α-Ga2O³ Metal–Semiconductor Field-Effect Transistors Field-Effect Transistors 3.10033003
 (3.31) Current–Voltage (I-V) Characteristics

3.2.1. Current–Voltage (I-V) Characteristics

In general, the current–voltage characteristics for all cases of *L*_{gap} between 0.1 to 2.0 μ m (shown in Figure [5\)](#page-5-0) feature the typical *I-V* characteristics of MESFET, with a greater *I*_D compared to *I*_G when *V*_{GS} is higher than *V*_{on} and a greater *I*_G compared to *I*_D when *V*_{GS} is lower than V_{on} . In general, the current–voltage characteristics for all cases of *L*gap between 0.1 to 2.0 neral, the current-voltage characteristics for all cases of L_{gap} between 0.1 to

 L_{gap} was divided into five separate cases of 0.1, 0.2, 0.5, 1.0 and 2.0 μ m. was divided into five separate cases of 0.1, 0.2, 0.5, 1.0 and 2.0 µm. **Figure 5.** Simulated gate current I_G and drain current I_D for various source/drain-gate gaps, L_{gap} .

creases as *L_{gap}* increases in the normal-operation regime. However, *I*_G decreases as *L*_{gap} increases in both the *I_G*-dominant regime and the normal-operation regime. It is noticeable that the *I-V* characteristics for L_{gap} = 0.1 μ m are significantly different, with a longer L_{gap} = 0.2, 0.5, 1.0, and 2.0 µm. Such differences are explained in the following sections by considering the current path of the device with the current density, charge concentration and potential distribution. It can be inferred that under the normal operation regime electron transport under the gate–source gap does not deteriorate the current unless the carrier concentration under the gap is maintained at a high enough level. In detail, I_D decreases as L_{gap} increases in the I_G -dominant regime, whereas I_D in-

carrier concentration under the gap is maintained at a high enough level. 3.2.2. Current Density Distribution and Vector

Figure 6 shows the current density distribution and its vector in the *I*_G-dominant regime, off regime, and normal-operation regime for *L*_{gap} = 0.1 µm (Figure 6a–c) and $L_{\text{gap}} = 2.0 \ \mu \text{m}$ (Figure [6d](#page-6-0)–f). As discussed in Section [3.2.1,](#page-5-1) the current flows into the gate electrode from the drain electrode under the I_G -dominant regime and the off regime. For both values of *L_{gap}*, the current density is high at the edge of the gate on the drain side (highlighted by the black rectangle) under the *I_G*-dominant regime and the off regime. In the normal-operation regime*,* the drain current joins the gate current to flow into the source.

Figure 6. (a–c) Simulated total current density $J_{\text{tot}}(x, y)$ for $L_{\text{gap}} = 0.1 \mu \text{m}$ (a) $V_{\text{GS}} = -7 \text{ V}$ and V_{DS} = 7 V (*I*_G-dominant regime), (**b**) V_{GS} = 0 V and V_{DS} = 7 V (off regime), (**c**) V_{GS} = 7 V and V_{DS} = 7 V (normal-operation regime). (**d–f**) Simulated total current density $J_{tot}(x, y)$ for L_{gap} = 2.0 μ m (d) V_{GS} = -7 V and V_{DS} = 7 V (*I*_G-dominant regime), (e) V_{GS} = 0 V and V_{DS} = 7 V (off regime), (**f**) $V_{\text{GS}} = 7$ V and $V_{\text{DS}} = 7$ V (normal-operation regime). The arrows represent the simulated total current density vector. A magnified view of the semiconductor region near the gate electrode 9.9 µm ≤ x ≤ 10.2 µm for (**c**), 17 µm ≤ x ≤ 21 µm for (**d**,**e**), 9 µm ≤ x ≤ 13 µm for (**f**)) is shown for all $(19.8 \text{ µm} \le x \le 20.1 \text{ µm} \text{ for } (a,b), 9.9 \text{ µm} \le x \le 10.2 \text{ µm} \text{ for } (c), 17 \text{ µm} \le x \le 21 \text{ µm} \text{ for } (d,e),$ 9 μm \le x \le 13 μm for (**f**)) is shown for all panels. The work function of the gate is W_G = 5.4 eV. The black boxes indicate the region where the total current density is high.

The differences in current–voltage characteristics between *L*gap = 0.1 µm and the other The differences in current–voltage characteristics between $L_{\text{gap}} = 0.1 \mu$ m and the other from the source and drain electrodes toward the gate electrodes. Therefore, a smaller gap from the source and drain electrodes toward the gate electrodes. Therefore, a smaller gap length between the gate and source/drain electrodes increases both *I*_D and *I*_G by providing length between the gate and source/drain electrodes increases both *I*_D and *I*_G by providing a shorter resistive path to the gate electrode. In the case of the off regime, the current flows a shorter resistive path to the gate electrode. In the case of the off regime, the current flows from the drain electrode to the source electrode while being leaked in the gate channel from the drain electrode to the source electrode while being leaked in the gate channel area. A smaller L_{gap} decreases both I_{D} and I_{G} due to a longer gate current path between the drain and source electrodes. Noticeably, a greater difference in the drain current I_D compared to *I_G* undermines leakage of the drain current while crossing the gate channel area. Lastly, in the normal-operation regime the current flows from the drain and gate electrodes toward the source electrode. Therefore, there is no crowding of current at the frontier of the gate electrode and drain–gate electrode gap. Due to this phenomenon, the current density *I*_D remains almost constant when $L_{\text{gap}} > 0.1$ µm. Meanwhile, the gate current *I*_D shows a drastic difference in cases where L_{gap} is 0.1 μ m. This could originate from the fact that the current from both the gate and the drain accumulates itself at the edge of the source electrode. A more plausible explanation can be made by referring to the charge carrier concentration and potential distribution, as detailed in the following section. section. cases can be elucidated by the current path. In the I_G -dominant regime, the current flows

3.2.3. Carrier Concentration and Potential Distribution

The simulation results of the carrier concentration distribution $n(x, y)$, shown in Figure [7,](#page-7-0) reveal that the semiconductor under the gate electrode is either fully depleted in the *I_G-*dominant regime or partially depleted in the off regime and normal-operation regime for both cases of *L*_{gap}. On the other hand, a high carrier concentration up to ~10¹⁷ cm^{−3} is observed beneath the electrodes gap*,* where the effect of the gate field is out of reach. This phenomenon is more pronounced in the case of a larger L_{gap} . For $L_{\text{gap}} = 0.1 \ \mu \text{m}$ when the gap becomes comparable to a few Debye length, the effect of the gate field is present in the gap, as reported in $[29]$. In this case, the carrier concentration in the gap becomes approximately 10^6 cm⁻³ lower than 10^{17} cm⁻³ by several orders of magnitude.

Figure 7. (a–c) Simulated carrier concentration distribution $n(x, y)$ for $L_{\text{gap}} = 0.1 \,\mu\text{m}$ (a) $V_{\text{GS}} = -7 \,\text{V}$ and V_{DS} = 7 V (I_G-dominant regime), (**b**) V_{GS} = 0 V and V_{DS} = 7 V (off regime), (**c**) V_{GS} = 7 V and $V_{\text{DS}} = 7$ V (normal-operation regime). (**d–f**) Simulated carrier concentration distribution $n(x, y)$ for L_{gap} = 2.0 µm (d) V_{GS} = -7 V and V_{DS} = 7 V (I_G-dominant regime), (e) V_{GS} = 0 V and V_{DS} = 7 V (off regime), (**f**) $V_{\text{GS}} = 7$ V and $V_{\text{DS}} = 7$ V (normal-operation regime). The entire semiconductor (off regime), (f) $V_{\text{GS}} = 7$ V and $V_{\text{DS}} = 7$ V (normal-operation regime). The entire semiconductor layer is shown for all panels (a–f). A magnified view of the semiconductor region near the gate 20.1 **a**, b, 9.9 **um section** $\frac{1}{200}$, 9.9 **u** $\frac{1}{200}$, 17 **um section** $\frac{1}{200}$, 9 **17 17** electrode (19.8 μ m $\le x \le 20.1 \mu$ m for (a,b), 9.9 μ m $\le x \le 10.2 \mu$ m for (c), 17 μ m $\le x \le 21 \mu$ m for (d,e), 9 μ m $\le x \le 13 \mu$ m for (f)) is shown for all panels. The work function of the gate is $W_G = 5.4 \text{ eV}$.

Figure [8](#page-7-1) shows the potential distribution in the device for an electrode gap of $L_{\text{gap}} = 0.1$ and 2.0 µm. Similar to the observation in Section [3.1.3,](#page-4-2) the greater potential difference between gate and drain under the I_G -dominant regime (Figure [8a](#page-7-1),d) and off regime (Figure [8](#page-7-1)b,e) justifies the high current density concentration at the edge of the gate electrode from the drain electrode. In the normal-operation regi[me](#page-7-1) (Figure 8c,f), a greater potential difference is found at the edge of the source electrode from the gate electrode. Thereby, the difference is found at the edge of the source electrode from the gate electrode. Thereby, the high current density flows in this area.

Figure 8. (a–c) Simulated potential distribution $V(x, y)$ for $L_{\text{gap}} = 0.1 \mu m$ (a) $V_{\text{GS}} = -7 \text{ V}$ and $V_{\text{DS}} = 7 \text{ V}$ (I_G -dominant regime), (b) $V_{GS} = 0$ V and $V_{DS} = 7$ V (off regime), (c) $V_{GS} = 7$ V and $V_{DS} = 7$ V (normaloperation regime). (**d**-f) Simulated potential distribution $V(x, y)$ for $L_{\text{gap}} = 2.0 \mu \text{m}$ (**d**) $V_{\text{GS}} = -7 \text{ V}$ $V = \frac{V}{V}$ $\frac{V}{V} = \frac{V}{V}$ and $V_{\rm DS}$ = 7 V (I_G-dominant regime), (e) $V_{\rm GS}$ = 0 V and $V_{\rm DS}$ = 7 V (off regime), (f) $V_{\rm GS}$ = 7 V and V_{DS} = 7 V (normal-operation regime). The entire semiconductor layer is shown for all panels (a-f). A magnified view of the semiconductor region near the gate electrode (19.8 μ m $\le x \le 20.1 \mu$ m for (a,b), 9.9 μ m $\le x \le 10.2$ μ m for (c), 17 μ m $\le x \le 21$ μ m for (d,e), 9 μ m $\le x \le 13$ μ m for (f)) is shown for all panels. The work function of the gate is $W_G = 5.4$ eV.

4. Conclusions

In this study, we have described the effects of the gate work function and electrode gap on the electrical characteristics of Sn-doped α -Ga₂O₃ MESFETs using TCAD software. The gate work function significantly changes the current level of the *I*_G-dominant regime, hence the rectification ratio. The existence and the mechanism of the gate current under the *I*G-dominant regime were illustrated by simulated current density distribution and vector as well as by charge carrier and potential distribution, allowing for determination of a theoretical optimal gate work function value of a coplanar MESFET. As for the electrode gap, the simulation results of the current vector enabled us to understand the current path in Sn-doped α -Ga₂O₃ MESFETs. It is imperative to respect a certain amount of gap distance between electrodes of at least than $0.1 \mu m$ to prevent the effect of the gate field in the gap region. Considering that most research efforts have been focused on the deposition and characterization of an Sn-doped α -Ga₂O₃ heteroepitaxial layer, this study on device simulation will help to translate such knowledge concerning α -Ga₂O₃ heteroepitaxy into device design, fabrication and optimization for further improvement of device performance.

Author Contributions: Conceptualization, S.J.; methodology, S.J.; formal analysis, H.-S.R.; data curation, H.-S.R.; writing—original draft preparation, H.-S.R.; writing—review and editing, S.J., S.H.K.; supervision, S.J. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Materials, Components and Equipment Research Program, funded by the Gyeonggi Province and by Basic Science Research Program through the National Research Foundation of the Ministry of Science and ICT of Korea under grant NRF-2021R1F1A1064384.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Higashiwaki, M.; Sasaki, K.; Kuramata, A.; Masui, T.; Yamakoshi, S. Gallium oxide (Ga₂O₃) metal-semiconductor field-effect transistors on single-crystal β-Ga₂O₃ (010) substrates. *Appl. Phys. Lett.* **2012**, 100, 013504. [\[CrossRef\]](http://doi.org/10.1063/1.3674287)
- 2. Higashiwaki, M.; Sasaki, K.; Kamimura, T.; Hoi Wong, M.; Krishnamurthy, D.; Kuramata, A.; Masui, T.; Yamakoshi, S. Depletionmode Ga₂O₃ metal-oxide-semiconductor field-effect transistors on β-Ga₂O₃ (010) substrates and temperature dependence of their device characteristics. *Appl. Phys. Lett.* **2013**, *103*, 123511. [\[CrossRef\]](http://doi.org/10.1063/1.4821858)
- 3. Pearton, S.J.; Yang, J.; Cary, P.H.; Ren, F.; Kim, J.; Tadjer, M.J.; Mastro, M.A. A review of Ga₂O₃ materials, processing, and devices. *Appl. Phys. Rev.* **2018**, *5*, 011301. [\[CrossRef\]](http://doi.org/10.1063/1.5006941)
- 4. Fujita, S.; Oda, M.; Kaneko, K.; Hitora, T. Evolution of corundum-structured III-oxide semiconductors: Growth, properties, and devices. *Jpn. J. Appl. Phys.* **2016**, *55*, 1202A3. [\[CrossRef\]](http://doi.org/10.7567/JJAP.55.1202A3)
- 5. Shinohara, D.; Fujita, S. Heteroepitaxy of corundum-structured α-Ga₂O₃ thin films on α-Al₂O₃ substrates by ultrasonic mist chemical vapor deposition. *Jpn. J. Appl. Phys.* **2008**, *47*, 7311–7313. [\[CrossRef\]](http://doi.org/10.1143/JJAP.47.7311)
- 6. Mondal, A.K.; Mohamed, M.A.; Ping, L.K.; Taib, M.F.M.; Samat, M.H.; Haniff, M.A.S.M.; Bahru, R. First-principles studies for electronic structure and optical properties of p-type calcium doped α-Ga2O³ . *Materials* **2021**, *14*, 604. [\[CrossRef\]](http://doi.org/10.3390/ma14030604)
- 7. Kaneko, K.; Nomura, T.; Kakeya, I.; Fujita, S. Fabrication of highly crystalline corundum-structured α-(Ga 1-xFex)₂O₃alloy thin films on sapphire substrates. *Appl. Phys. Express* **2009**, *2*, 075501. [\[CrossRef\]](http://doi.org/10.1143/APEX.2.075501)
- 8. Usseinov, A.; Koishybayeva, Z.; Platonenko, A.; Pankratov, V.; Suchikova, Y.; Akilbekov, A.; Zdorovets, M.; Purans, J.; Popov, A.I. Vacancy Defects in Ga2O³ : First-Principles Calculations of Electronic Structure. *Materials* **2021**, *14*, 7384. [\[CrossRef\]](http://doi.org/10.3390/ma14237384)
- 9. Ahmadi, E.; Oshima, Y. Materials issues and devices of α- and β-Ga₂O₃. J. Appl. Phys. **2019**, 126, 160901. [\[CrossRef\]](http://doi.org/10.1063/1.5123213)
- 10. Kawaharamura, T.; Dang, G.T.; Furuta, M. Successful growth of conductive highly crystalline Sn-doped α-Ga₂O₃ thin films by fine-channel mist chemical vapor deposition. *Jpn. J. Appl. Phys.* **2012**, *51*, 040207. [\[CrossRef\]](http://doi.org/10.1143/JJAP.51.040207)
- 11. Xu, Y.; Zhang, C.; Cheng, Y.; Li, Z.; Cheng, Y.; Feng, Q.; Chen, D.; Zhang, J.; Hao, Y. Influence of carrier gases on the quality of epitaxial corundum-structured α-Ga2O³ films grown by mist chemical vapor deposition method. *Materials* **2019**, *12*, 3670. [\[CrossRef\]](http://doi.org/10.3390/ma12223670) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/31703363)
- 12. Cheng, Y.; Xu, Y.; Li, Z.; Zhang, J.; Chen, D.; Feng, Q.; Xu, S.; Zhou, H.; Zhang, J.; Hao, Y.; et al. Heteroepitaxial growth of α-Ga₂O₃ thin films on a-, c- and r-plane sapphire substrates by low-cost mist-CVD method. *J. Alloys Compd.* **2020**, *831*, 154776. [\[CrossRef\]](http://doi.org/10.1016/j.jallcom.2020.154776)
- 13. Ha, M.-T.; Kim, K.-H.; Shin, Y.-J.; Jeong, S.-M.; Bae, S.-Y. Leidenfrost Motion of Water Microdroplets on Surface Substrate: Epitaxy of Gallium Oxide via Mist Chemical Vapor Deposition. *Adv. Mater. Interfaces* **2021**, *8*, 2001895. [\[CrossRef\]](http://doi.org/10.1002/admi.202001895)
- 14. Park, S.Y.; Ha, M.T.; Kim, K.H.; Van Lich, L.; Shin, Y.J.; Jeong, S.M.; Kwon, S.H.; Bae, S.Y. Enhanced thickness uniformity of large-scale α-Ga2O³ epilayers grown by vertical hot-wall mist chemical vapor deposition. *Ceram. Int.* **2021**, *48*, 5075–5082. [\[CrossRef\]](http://doi.org/10.1016/j.ceramint.2021.11.045)
- 15. Oda, M.; Tokuda, R.; Kambara, H.; Tanikawa, T.; Sasaki, T.; Hitora, T. Schottky barrier diodes of corundum-structured gallium oxide showing on-resistance of 0.1mωcm2 grown by MIST EPITAXY®. *Appl. Phys. Express* **2016**, *9*, 021101. [\[CrossRef\]](http://doi.org/10.7567/APEX.9.021101)
- 16. Dang, G.T.; Kawaharamura, T.; Furuta, M.; Allen, M.W. Mist-CVD Grown Sn-Doped α-Ga₂O₃ MESFETs. *IEEE Trans. Electron Devices* **2015**, *62*, 3640–3644. [\[CrossRef\]](http://doi.org/10.1109/TED.2015.2477438)
- 17. Hu, Z.; Nomoto, K.; Li, W.; Jinno, R.; Nakamura, T.; Jena, D.; Xing, H. 1.6 kV Vertical Ga₂O₃ FinFETs with Source-Connected Field Plates and Normally-off Operation. *Proc. Int. Symp. Power Semicond. Devices ICs* **2019**, *2019*, 483–486. [\[CrossRef\]](http://doi.org/10.1109/ISPSD.2019.8757633)
- 18. Hou, C.; Gazoni, R.M.; Reeves, R.J.; Allen, M.W. Oxidized Metal Schottky Contacts on (010) β-Ga ₂O₃. *IEEE Electron Device Lett.* **2019**, *40*, 337–340. [\[CrossRef\]](http://doi.org/10.1109/LED.2019.2891304)
- 19. Nishinaka, H.; Yoshimoto, M. Mist Chemical Vapor Deposition of Single-Phase Metastable Rhombohedral Indium Tin Oxide Epitaxial Thin Films with High Electrical Conductivity and Transparency on Various α-Al2O³ Substrates. *Cryst. Growth Des.* **2018**, *18*, 4022–4028. [\[CrossRef\]](http://doi.org/10.1021/acs.cgd.8b00387)
- 20. Akaiwa, K.; Fujita, S. Electrical conductive corundum-structured α -Ga₂O₃ Thin films on sapphire with tin-doping grown by spray-assisted mist chemical vapor deposition. *Jpn. J. Appl. Phys.* **2012**, *51*, 070203. [\[CrossRef\]](http://doi.org/10.1143/JJAP.51.070203)
- 21. Santana, L.A.; Reséndiz, L.M.; Díaz, A.I.; Hernandez-Cuevas, F.J.; Aleman, M.; Hernandez-Como, N. Schottky barrier diodes fabricated with metal oxides AgOx/IGZO. *Microelectron. Eng.* **2020**, *220*, 111182. [\[CrossRef\]](http://doi.org/10.1016/j.mee.2019.111182)
- 22. Hölzl, J.; Schulte, F.K. Work function of metals. In *Springer Tracts in Modern Physics*; Springer: Berlin/Heidelberg, Germany, 1979; pp. 1–150.
- 23. Kaneko, S.K.; Kawanowa, H.; Ito, H.; Fujita, S. Evaluation of misfit relaxation in α-Ga₂O₃ epitaxial growth on α-Al₂O₃. Jpn. J. *Appl. Phys.* **2012**, *51*, 020201. [\[CrossRef\]](http://doi.org/10.1143/JJAP.51.020201)
- 24. Jinno, R.; Uchida, T.; Kaneko, K.; Fujita, S. Reduction in edge dislocation density in corundum-structured α-Ga₂O₃ layers on sapphire substrates with quasi-graded α-(Al,Ga)2O³ buffer layers. *Appl. Phys. Express* **2016**, *9*, 071101. [\[CrossRef\]](http://doi.org/10.7567/APEX.9.071101)
- 25. Robertson, J.; Sharia, O.; Demkov, A.A. Fermi level pinning by defects in HfO₂-metal gate stacks. *Appl. Phys. Lett.* **2007**, 91, 132912. [\[CrossRef\]](http://doi.org/10.1063/1.2790479)
- 26. Allen, M.W.; Durbin, S.M. Influence of oxygen vacancies on Schottky contacts to ZnO. *Appl. Phys. Lett.* **2008**, *92*, 122110. [\[CrossRef\]](http://doi.org/10.1063/1.2894568)
- 27. Atlas Device Simulator 2016. Available online: <http://www.silvaco.com/> (accessed on 1 November 2021).
- 28. *Atlas User's Manual*, Silvaco, Inc.: Santa Clara, CA, USA, 2014.
- 29. Sandborn, P.A.; East, J.R.; Haddad, G.I. Diffusion effects in short-channel gaas mesfets. *Solid-State Electron.* **1989**, *32*, 191–198. [\[CrossRef\]](http://doi.org/10.1016/0038-1101(89)90091-9)