

# Ferroelectric Content-Addressable Memory Cells with IGZO Channel: Impact of Retention Degradation on the Multibit Operation

Masud Rana Sk,\* Sunanda Thunder, David Lehninger, Shawn Sanctis, Yannick Raffel, Maximilian Lederer, Michael P. M. Jank, Thomas Kämpfe, Sourav De,\* and Bhaswar Chakrabarti\*

Cite This: *ACS Appl. Electron. Mater.* 2023, 5, 812–820

Read Online


ACCESS |

Metrics & More

Article Recommendations

**ABSTRACT:** Indium gallium zinc oxide (IGZO)-based ferroelectric thin-film transistors (FeTFTs) are being vigorously investigated for being deployed in computing-in-memory (CIM) applications. Content-addressable memories (CAMs) are the quintessential example of CIM, which conduct a parallel search over a queue or stack to obtain the matched entries for a given input data. CAM cells offer the ability for massively parallel searches in a single clock cycle throughout an entire CAM array for the input query, thereby enabling pattern matching and searching functionality. Therefore, CAM cells are used extensively for pattern matching or search operations in data-centric computing. This paper investigates the impact of retention degradation on IGZO-based FeTFT on the multibit operation in content CAM cell applications. We propose a scalable multibit 1FeTFT-1T-based CAM cell composed of only one FeTFT and one transistor, thus significantly improving the density and energy efficiency compared with conventional complementary metal–oxide–semiconductor (CMOS)-based CAM. We successfully demonstrate the operations of our proposed CAM with storage and search by exploiting the multilevel states of the experimentally calibrated IGZO-based FeTFT devices. We also investigate the impact of retention degradation on the search operation. Our proposed IGZO-based 3-bit and 2-bit CAM cell shows  $10^4$  s and  $10^6$  s retention, respectively. The single-bit CAM cell shows lifelong (10 years) retention.

**KEYWORDS:** *computing-in-memory (CIM), content-addressable memory (CAM), ferroelectric memory, HZO, IGZO, FeTFT*



## INTRODUCTION

The plethora of real-time data generated by social media, Internet search engines, and user-edge devices has mandated the change in the computing paradigm. Therefore, artificial intelligence has become a *de facto* choice of many computer scientists to solve many computationally complex problems. In today's era of big data, the volume of information that requires processing and storage at data centers has been increasing rapidly. As the scaling of logic and memory technologies slows down, the gap between performance and demand increases, thereby calling for an alternative computational paradigm with higher performance and better energy efficiency.<sup>1–3</sup> The paradigm of in-memory computation offers an energy-efficient alternative that can avoid the so-called von Neumann bottleneck in terms of latency and energy consumption.<sup>4–12</sup> There are various computing-in-memory (CIM) hardware systems; among them, content-addressable memory (CAM) is a promising candidate for its wide applications in data-intensive high-performance search operations. CAMs offer massively parallel search in a single clock cycle throughout the


entire memory. This is highly desirable in applications, such as network routing, CPU caching, and deep learning.<sup>13–17</sup>


CAM cells are at the heart of a *de facto* configuration of a CIM operation and are extensively used in fast search operations, especially in network routing and CPU caching.<sup>18,19</sup> CAM cells can be used to find the location of the stored data in any 2D array, linked list, stack, or queue. Quintessentially, CAM cells return the location of the stored data by initiating a parallel search operation of the input data in a data structure. Traditionally, a CAM cell is realized by two SRAM cells, which consist of 16 transistors and cause significant energy consumption and low density.<sup>20</sup> As the emerging nonvolatile memories (NVMs) mature technologically, different approaches in designing CAM cells employing

Received: October 7, 2022


Accepted: November 25, 2022

Published: January 4, 2023





**Figure 1.** Schematic illustration and transmission electron microscopic (TEM) cross-section image of the fabricated IGZO-based Fe-TFT. The TEM image demonstrates the thickness of each layer.



**Figure 2.** (a) Proposed CAM cell and its peripheral circuits. (b) A  $1 \times 4$  CAM array with 4 cells connected on the same match line.

magnetic tunnel junctions (MTJ),<sup>21</sup> resistive random-access memories (RRAMs),<sup>22–24</sup> phase-change memory (PCM),<sup>25</sup> ferroelectric RAM (FeRAM),<sup>26,27</sup> and ferroelectric field-effect transistors (FeFET)<sup>28–33</sup> are being investigated. Among the emerging memories, the FeFET technology is preferable for CAM design because of its high retention, large on/off ratio, energy-efficient field-driven write mechanism, and ease of integration with complementary metal–oxide–semiconductor (CMOS) processes.<sup>34–37</sup> However, very few analog or multibit FeFET-based CAM (FeCAM) designs have been proposed until now.<sup>30,38,39</sup> Multibit information can be stored in a CAM within a single memory element, and the data can be searched using a multibit query. A bit can be detected when an exact match between the input query and the stored bit is found. Recently, IGZO-based thin-film transistors (TFTs) have been the center of attraction among the research community.<sup>38,40,41</sup> It has been envisaged that IGZO-based TFTs have the potential to replace low-temperature polycrystalline silicon-based TFTs for logic and memory applications. In this work, we have proposed a 1FeTFT-1T multibit CAM cell based on IGZO-FeTFT. The polarization state of the ferroelectric layer is controlled by the programming pulses applied at the gate terminal, which controls the accumulation and depletion of the carriers in the semiconductor. Typically, FeTFTs reported so far for CIM applications have focused on improving the device endurance.<sup>38,42,43</sup> However, for CAM cell operation, retention characteristics are more important than endurance because the

search operation in the CAM cell requires reading the data multiple times. In this work, we evaluate the impact of retention degradation on the feasibility of the multibit operation in IGZO-based FeCAM cells. We observed that the 1FeTFT-1T (1 transistor) CAM cell shows  $10^4$  s and  $10^6$  s retention for 3 bits/cell and 2 bits/cell operations, respectively. However, the single-bit CAM cell shows lifelong (10 years) retention capability.

## EXPERIMENTS

The experiment began with the fabrication of metal–ferroelectric insulator–semiconductor metal (MFISM) capacitors. The ferroelectric, insulator, and semiconductor layers were 10 nm of HZO, 2 nm of  $\text{Al}_2\text{O}_3$ , and 30 nm of IGZO layers, respectively. The MFISM capacitors were fabricated on 300 mm, heavily boron-doped silicon wafers in the industry-standard semiconductor process tools. A titanium nitride (TiN)-based bottom electrode was deposited by atomic layer deposition (ALD) using  $\text{TiCl}_4$  and  $\text{NH}_3$  precursors. The thermal budget for depositing the HZO layer was 300 °C during the ALD process. The atomic layer deposition of HZO was conducted with  $\text{HfCl}_4$  and  $\text{ZrCl}_4$  as the precursors and  $\text{H}_2\text{O}$  as the oxidizing agent. The interfacial insulating layer of  $\text{Al}_2\text{O}_3$  of thickness 2 nm was deposited via the ALD process with trimethyl aluminum and  $\text{H}_2\text{O}$ . The IGZO layer, which acts as a semiconductor, was deposited by RF magnetron sputtering. The RF sputtering was conducted from a ceramic target ( $\text{In}/\text{Ga}/\text{Zn} = 1:1:1$ ) with a ratio of 33.3:1 for argon to oxygen. The working pressure of the sputtering was  $\mu\text{bar}$ . Finally, the titanium nitride (TiN) gate electrode was deposited by sputtering.

The thermal budget of sputtering was kept below 100 °C. The crystallization of the HZO layer was carried out by thermal annealing inside a furnace at 350 °C for 1 h in a nitrogen atmosphere.

We have fabricated FeTFTs with a gate-first approach with similar gate stacks with a 30 nm IGZO channel, 10 nm HZO channel, and 2 nm of Al<sub>2</sub>O<sub>3</sub>. The fabrication began with insulation of a 300 mm bulk Si wafer with a silicon dioxide thickness of 100 nm (SiO<sub>2</sub>). For FeTFTs, 50 nm of TiN was deposited, and e-beam lithography along with reactive ion etching (RIE) was used for forming the bottom gate. Electron-beam evaporation was used to deposit source–drain contacts, and the lift-off technique patterned the contacts. The annealing for crystallization was performed last. Figure 1 shows the schematic of the fabricated FeTFT and the transmission electron microscopic (TEM) image of the fabricated devices. Further details of these devices, including the band diagram of the gate stack and the impact of Al<sub>2</sub>O<sub>3</sub> interfacial layer, are described elsewhere.<sup>44,45</sup>

The electrical characterization for measuring the polarization response concerning the externally applied voltage was performed (Aixact TF 3000 FE Analyzer) using a triangular waveform at a frequency of 1 kHz. The FeTFTs were characterized using the Keysight B1500A semiconductor analyzer and Keysight B1350A arbitrary waveform generator. The structural information on the crystalline phases of the HZO film was obtained by grazing incidence X-ray powder diffraction experiment (GIXRD). Before mounting of the samples for GIXRD, the samples were rotated 45° between the direction of the silicon wafer (100) and the diffraction plane (001).

**Multibit FeCAM Operation.** This section discusses the proposed multibit CAM cell, which consists of one FeFET and one logic transistor, as shown in Figure 2a. As a three-terminal device, a FeFET can be used both as the memory and the selector element. This has the potential advantage in terms of area-scaling over 1 transistor–1 resistor (1T-1R) architecture often required for technologies such as phase-change memory (PCM) or resistive memory (RRAM). In addition, heterogeneous integration with a separate selector technology can be avoided. In this work, we utilize the multilevel storage capacity of our FeFET device to design a multibit CAM cell. A FeFET device can be programmed to multiple  $V_{th}$  levels by applying voltage pulses of different amplitudes to the gate terminal.<sup>35</sup> Figure 2a shows the design of a 1FeFET-1T CAM cell. The logic transistor (T0) is used in the CAM cell to limit the ON current of the FeFET and acts as an access device to access a particular CAM cell for writing and searching bit-levels from a CAM array without affecting other CAM cell information. This cascaded transistor connected on top of the FeTFT reduces the impact of device variation, especially in the ON-state current. The details of this 1F-1T structure and their applications in memory arrays have been described before.<sup>40,46,47</sup> In this work, we primarily focus on the impact of retention degradation. Figure 2b shows a 1 × 4 CAM array, which is constructed by connecting 4 CAM cells on the same match line. For sensing the bits stored ( $V_{th}$  levels) in the CAM, a peripheral circuit is connected to the match line, which consists of a PMOS and an inverter. The PMOS is used to precharge the match line (ML) at the precharge phase (Pre = low) before the search operation and at the evolution phase (Pre = high) when the search operation is conducted. For simplicity, an inverter is used for voltage level sensing to get the binary output for searching the different ( $V_{th}$ ) levels stored in the CAM. First, the word line (WL) is activated, and a search line voltage ( $V_{SL}$ ) is applied to the gate terminal of FeFET. When ( $V_{SL}$ ) matches with the particular ( $V_{th}$ ) stored in a CAM cell, the FeFET (F0) turns on, and the match line (ML) discharges. As a result, the inverter output reaches a high level (“1”), which indicates a match between the stored bit and the search. Otherwise, the ML remains close to  $V_{DD}$ , and correspondingly, the output is low (“0”), which indicates a mismatch. Figure 3 shows an example of a multibit digital FeCAM operation. Four data levels can be stored in each cell. The stored data is shown in a green-colored box. Now, the word line (WL) is activated for searching the stored data, and an appropriate voltage is applied through the search line (SL). The matched and the mismatched cells are indicated in green and red, respectively.




Figure 3. An example of a 2 bits/cell digital FeCAM operation.

## RESULTS AND DISCUSSION

In the following section, we discuss the experimental results obtained through GIXRD, electrical characterization, and design of the CAM cells.

**GI-XRD.** Figure 4 shows the grazing incidence X-ray diffraction (GIXRD) pattern of HZO thin films with different






Figure 4. Grazing incidence X-ray diffraction pattern of metal–ferroelectric–metal (MFM) stacks annealed in a furnace oven at 350 °C for 1 h. The thicknesses of the HZO films are 7, 10, 15, and 20 nm.

film thicknesses. It is observed through the XRD analysis that the thermal budget of 350 °C for 1 h is sufficient to form the ferroelectric orthorhombic phase in HZO with a thickness of 10 nm and above. The requirement of a higher annealing temperature with declining film thickness is well known. This phenomenon can be attributed to the increased surface-to-volume ratio of ferroelectric layers, which have a thickness of only a few nanometers.



**Figure 5.** (a) The polarization response with respect to the externally applied voltage ( $P$ – $V$ ) shows wake-up behavior for up to  $10^5$  electric field cycles. (b)  $P$ – $V$  measurements' major and minor loop characterizations show the polarization paths for bias voltages below the saturation. (c) The capacitance versus voltage characteristics show a memory window around 1 V. The measurement results have been reproduced from the same set of devices reported in our previous publication.<sup>48</sup>




**Figure 6.** Measured transfer characteristics ( $I_d$ – $V_g$ ) of the fabricated FeTFTs with 30 nm of IGZO and 10 nm of HZO films. The amplitude of the write pulse varied between 3 and 7 V, whereas the pulse width was fixed at 200 ns. Programming for (a) 8  $V_{th}$  levels and (b) 4  $V_{th}$  levels.

**Electrical Characterization.** The comprehensive analysis of  $P$ – $V$  and  $C$ – $V$  characteristics of the MFISM stack with 30 nm of IGZO and 10 nm of HZO is shown in Figure 5. We can observe in Figure 5a monotonic decrease in the memory window with increasing field cycling, and the memory window disappears above  $10^5$  cycles. Figure 5b shows the evolution of the asymmetric polarization curve with increasing bias voltage. We observe that the negative remnant polarization and the positive coercive voltage increase with increasing bias, which leads to the asymmetric  $P$ – $V$  curve. The CV curve shown in Figure 5c demonstrates a capacitance response similar to the metal–insulator–semiconductor structure up to  $\pm 3$  V, but for voltage above  $\pm 4$  V, the flat-band voltage is shifted to the left, and a memory window of 0.7 V is observed.

The experimentally measured transfer characteristics ( $I_d$ – $V_g$ ) of fabricated IGZO-based FeTFTs for 8  $V_{th}$  and 4  $V_{th}$  levels are shown in Figure 6. The  $V_{th}$  levels are written with pulses of increasing positive amplitudes (3 V to 7 V) for a fixed pulse width of 200 ns. The FE material can be partially switched to different domains by applying different voltage pulses or various amplitudes or widths at the gate of the FeFET, which results in different  $V_{th}$  levels for the device. In this article, we have focused on pulse amplitude-based programming instead of pulse width-based programming, as

the former pulsing scheme engenders a wider memory window compared with the later one.<sup>48</sup> The gate voltage was swept only between  $\pm 1$  V to prevent programming during the readout. Moreover, it is observed that there are no overlaps between the neighboring  $V_{th}$  levels. So, it is feasible to store multiple states in the device. The experimentally measured transfer characteristics are calibrated with the multidomain comprehensive model of a FeFET.<sup>49</sup> The calibrated FeFET model is then used for SPICE simulations to demonstrate multibit CAM operation.

**Verification of Multibit FeCAM Operation.** A 2 bits/cell operation using a single-cell CAM (Figure 2a) is demonstrated with four different  $V_{th}$  levels ( $-0.025$ ,  $-0.097$ ,  $-0.168$ , and  $-0.253$  V). In each configuration, the output voltage is sensed with different  $V_{SL}$  values applied for a search time of 10 ns, as shown in Figure 7a–d. The three-dimensional plots in Figure 7a–d are converted to two-dimensional plots (Figure 7e,f) by considering a fixed search time of 10 ns. This is done to realize a sharp nonoverlapping decision range in each state for the match and mismatch cases, as shown in Figure 7e,f. Take the “10” state as an example (written with  $V_{th3}$  level). When  $V_{SL}$  is greater than  $V_{th3}$ , the match line (ML) discharges at a fast rate, and the output gets high (match). However, when  $V_{SL}$  is less than  $V_{th3}$ , the output is low (mismatch), and the ML remains



**Figure 7.** Transient waveform of the sensed output for a single CAM cell. (a–d) Output waveform as a function of  $V_{SL}$  and search time for four  $V_{th}$  levels of  $-0.025$ ,  $-0.097$ ,  $-0.168$ , and  $-0.253$  V, respectively. (e) Output waveform for searching for the “10” state, along with match and mismatch case. (f) Output waveform concerning  $V_{SL}$  with shaded decision boundary for different bit levels.

close to  $V_{DD}$ , as shown in Figure 7e. So, the state “10” can be detected by applying a voltage within a narrow range of voltages close to  $V_{th3}$ . If  $V_{SL} = V_{SL3}$ , we get a match with the state “10”. Otherwise, there is a mismatch. We can use a similar strategy to detect the other stored levels in the CAM cell. Note

that the sense margin of  $V_{SL}$  for the stored levels should be optimized to maintain clear decision boundaries between different levels. For example, the output for the “10” state is high for both  $V_{SL3}$  and  $V_{SL2}$ , but the output is also high for the




Figure 8. Retention degradation effect on (a) ML and (b) output voltage waveform by configuring different  $V_{th}$  state.




Figure 9. Retention measurements after programming to different intermediate states by using different pulse amplitudes: (a) 3 bits, (b) 2 bits, and (c) single bit.

“01” state at  $V_{SL2}$ . However, a value of  $V_{SL}$  close to  $V_{SL3}$  should be chosen to uniquely detect the state “10”.

**Impact of Retention Degradation.** Retention degradation has been a significant challenge for FeFETs over several decades. The loss of retention over time is attributed to two main reasons: the presence of a depolarization field due to a finite capacitance in series with the ferroelectric layer and the

gate leakage followed by trapping and detrapping effect in the interface layers in the gate stack.<sup>50–52</sup> Clearly, operation of a CAM cell can be affected because of this issue. If  $V_{th}$  of the FeFET in our CAM cell increases with time, the match line (ML) and the sensed output voltage with respect to  $V_{SL}$  will shift, as shown in Figure 8. If the output voltage shifts, the decision boundaries for searching different  $V_{th}$  levels will also

change. Erroneous detection of the stored bits will occur when the  $V_{th}$  levels overlap. Figure 9 shows the experimental retention data of the IGZO-based FeFETs for 8  $V_{th}$  levels (3 bits), 4  $V_{th}$  levels (2 bits), and 2  $V_{th}$  levels (1 bit), respectively. Retention for the 3 bit and 2 bit operations are reasonable up to  $10^4$  s and  $10^6$  s, respectively. The neighboring  $V_{th}$  levels overlap beyond the said time periods, and the multibit operation fails. We also observed that the single-bit operation shows excellent retention over 10 years, as shown in Figure 9c.

## CONCLUSION

In this work, we have reported a 1FeFET-1T multibit CAM design to perform in-memory search and pattern matching for big-data applications. The operations are evaluated by exploiting the programmable multilevel states of IGZO-based FeTFT devices. Simulation shows that the proposed CAM has sufficient decision range to perform the search operations. We have also demonstrated the impact of retention degradation on the feasibility of the multibit operation in IGZO-based CAM cells. Our proposed CAM is highly promising for energy-efficient in-memory computing platforms compared with other solutions because of its simple one FeFET—one transistor architecture and multibit operation.

## AUTHOR INFORMATION

### Corresponding Authors

**Masud Rana Sk** – Indian Institute of Technology Madras, Chennai 600036, India; Email: [skmasud5034@gmail.com](mailto:skmasud5034@gmail.com)

**Sourav De** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany; [orcid.org/0000-0002-1930-8799](https://orcid.org/0000-0002-1930-8799); Email: [sourav.de@ipms.fraunhofer.de](mailto:sourav.de@ipms.fraunhofer.de)

**Bhaswar Chakrabarti** – Indian Institute of Technology Madras, Chennai 600036, India; [orcid.org/0000-0003-0623-3895](https://orcid.org/0000-0003-0623-3895); Email: [bchakrabarti@ee.iitm.ac.in](mailto:bchakrabarti@ee.iitm.ac.in)

### Authors

**Sunanda Thunder** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany

**David Lehninger** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany

**Shawn Sanctis** – Electron Devices, Friedrich-Alexander-University of Erlangen-Nuremberg, 91058 Erlangen, Germany

**Yannick Raffel** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany

**Maximilian Lederer** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany; [orcid.org/0000-0002-1739-2747](https://orcid.org/0000-0002-1739-2747)

**Michael P. M. Jank** – Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie, Erlangen 91058, Germany; [orcid.org/0000-0002-6523-2684](https://orcid.org/0000-0002-6523-2684)

**Thomas Kämpfe** – Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies, Dresden 01099, Germany; [orcid.org/0000-0002-4672-8676](https://orcid.org/0000-0002-4672-8676)

Complete contact information is available at: <https://pubs.acs.org/10.1021/acsaelm.2c01357>

## Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

M.R. and B.C. acknowledge support from the Advanced Memory and Computing Group at the Indian Institute of Technology Madras under the Institute of Eminence (IoE) scheme. The research leading to these results has received funding from the European Union's ECSEL Joint Undertaking under grant agreement no. 826655 - project TEMPO, under Grant 876925 - project ANDANTE, and from German Bundesministerium für Wirtschaft (BMWi) and the State of Saxony in the frame of the Important Project of Common European Interest (IPCEI).

## REFERENCES

- (1) LeCun, Y.; Bengio, Y.; Hinton, G. Deep learning. *Nature* **2015**, *521*, 436–444.
- (2) Schmidhuber, J. Deep learning in neural networks: An overview. *Neural networks* **2015**, *61*, 85–117.
- (3) Indiveri, G.; Liu, S.-C. Memory and information processing in neuromorphic systems. *Proceedings of the IEEE* **2015**, *103*, 1379–1397.
- (4) Chen, Y.-H.; Krishna, T.; Emer, J. S.; Sze, V. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. *IEEE journal of solid-state circuits* **2017**, *52*, 127–138.
- (5) Sebastian, A.; Le Gallo, M.; Khaddam-Aljameh, R.; Eleftheriou, E. Memory devices and applications for in-memory computing. *Nature Nanotechnol.* **2020**, *15*, 529–544.
- (6) Bayat, F. M.; Prezioso, M.; Chakrabarti, B.; Nili, H.; Kataeva, I.; Strukov, D. Implementation of multilayer perceptron network with highly uniform passive memristive crossbar circuits. *Nat. Commun.* **2018**, *9*, 2331.
- (7) Reis, D.; Niemier, M.; Hu, X. S. Computing in memory with FeFETs. *Proceedings of the International Symposium on Low Power Electronics and Design* **2018**, *16*, 1–6.
- (8) Jung, S.; Lee, H.; Myung, S.; Kim, H.; Yoon, S. K.; Kwon, S.-W.; Ju, Y.; Kim, M.; Yi, W.; Han, S.; Kwon, B.; Seo, B.; Lee, K.; Koh, G.-H.; Lee, K.; Song, Y.; Choi, C.; Ham, D.; Kim, S. J. A crossbar array of magnetoresistive memory devices for in-memory computing. *Nature* **2022**, *601*, 211–216.
- (9) Wan, W.; Kubendran, R.; Schaefer, C.; Eryilmaz, S. B.; Zhang, W.; Wu, D.; Deiss, S.; Raina, P.; Qian, H.; Gao, B.; Joshi, S.; Wu, H.; Wong, H.-S. P.; Cauwenberghs, G. A compute-in-memory chip based on resistive random-access memory. *Nature* **2022**, *608*, 504–512.
- (10) Davies, M.; Srinivasa, N.; Lin, T.-H.; Chinya, G.; Cao, Y.; Choday, S. H.; Dimou, G.; Joshi, P.; Imam, N.; Jain, S.; Liao, Y.; Lin, C.-K.; Lines, A.; Liu, R.; Mathaikutty, D.; McCoy, S.; Paul, A.; Tse, J.; Venkataramanan, G.; Weng, Y.-H.; Wild, A.; Yang, Y.; Wang, H. Loihi: A neuromorphic manycore processor with on-chip learning. *Ieee Micro* **2018**, *38*, 82–99.
- (11) De, S.; Müller, F.; Le, H.-H.; Lederer, M.; Raffel, Y.; Ali, T.; Lu, D.; Kämpfe, T. READ-Optimized 28nm HKMG Multibit FeFET Synapses for Inference-Engine Applications. *IEEE Journal of the Electron Devices Society* **2022**, *10*, 637–641.
- (12) Jerry, M.; Chen, P.-Y.; Zhang, J.; Sharma, P.; Ni, K.; Yu, S.; Datta, S. *Ferroelectric FET analog synapse for acceleration of deep neural network training* **2017**, 6.2.1–6.2.4.
- (13) Chao, H. J. Next generation routers. *Proceedings of the IEEE* **2002**, *90*, 1518–1558.
- (14) Karam, R.; Puri, R.; Ghosh, S.; Bhumia, S. Emerging trends in design and applications of memory-based computing and content-addressable memories. *Proceedings of the IEEE* **2015**, *103*, 1311–1330.
- (15) Agrawal, B.; Sherwood, T. Modeling TCAM power for next generation network devices. *2006 IEEE International Symposium on Performance Analysis of Systems and Software* **2006**, 120–129.

- (16) Ni, K.; Yin, X.; Laguna, A. F.; Joshi, S.; Dünkel, S.; Trentzsch, M.; Müller, J.; Beyer, S.; Niemier, M.; Hu, X. S.; Datta, S. Ferroelectric ternary content-addressable memory for one-shot learning. *Nature Electronics* **2019**, *2*, 521–529.
- (17) Kazemi, A.; Sharifi, M. M.; Laguna, A. F.; Müller, F.; Yin, X.; Kämpfe, T.; Niemier, M.; Hu, X. S. FeFET multi-bit content-addressable memories for in-memory nearest neighbor search. *IEEE Transactions on Computers* **2022**, *71*, 2565–2576.
- (18) Yin, X.; Müller, F.; Laguna, A. F.; Li, C.; Ye, W.; Huang, Q.; Zhang, Q.; Shi, Z.; Lederer, M.; Lalen, N.; Deng, S.; Zhao, Z.; Niemier, M.; Hu, X. S.; Zhuo, C.; Kämpfe, T.; Ni, K. Deep random forest with ferroelectric analog content addressable memory. *arXiv*, October 6, 2021, 2110.02495, ver. 1. DOI: 10.48550/arXiv.2110.02495.
- (19) Liu, C.; Chen, H.; Imani, M.; Ni, K.; Kazemi, A.; Laguna, A. F.; Niemier, M. T.; Hu, X. S.; Zhao, L.; Zhuo, C.; Yin, X. COSIME: FeFET based Associative Memory for In-Memory Cosine Similarity Search. *arXiv*, July 25, 2022, 2207.12188, ver. 1. DOI: 10.48550/arXiv.2207.12188.
- (20) Pagiamtzis, K.; Sheikholeslami, A. Content-addressable memory (CAM) circuits and architectures: A tutorial and survey. *IEEE Journal of Solid-State Circuits* **2006**, *41*, 712–727.
- (21) Matsunaga, S.; Hayakawa, J.; Ikeda, S.; Miura, K.; Endoh, T.; Ohno, H.; Hanyu, T. MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues. *2009 Design, Automation & Test in Europe Conference & Exhibition* **2009**, 433–435.
- (22) Li, C.; Graves, C. E.; Sheng, X.; Miller, D.; Foltin, M.; Pedretti, G.; Strachan, J. P. Analog content-addressable memories with memristors. *Nat. Commun.* **2020**, *11*, 1638.
- (23) Yang, R.; Li, H.; Smithe, K. K.; Kim, T. R.; Okabe, K.; Pop, E.; Fan, J. A.; Wong, H.-S. P. Ternary content-addressable memory with MoS<sub>2</sub> transistors for massively parallel data search. *Nature Electronics* **2019**, *2*, 108–114.
- (24) Kawahara, A.; Azuma, R.; Ikeda, Y.; Kawai, K.; Katoh, Y.; Hayakawa, Y.; Tsuji, K.; Yoneda, S.; Himeno, A.; Shimakawa, K.; Takagi, T.; Mikawa, T.; Aono, K. An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput. *IEEE Journal of Solid-State Circuits* **2013**, *48*, 178–185.
- (25) Li, J.; Montoye, R. K.; Ishii, M.; Chang, L. 1 Mb 0.41  $\mu\text{m}^2$  2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing. *IEEE Journal of Solid-State Circuits* **2014**, *49*, 896–907.
- (26) Sheikholeslami, A.; Gulak, P. G.; Hanyu, T. A multiple-valued ferroelectric content-addressable memory. *Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)* **1996**, 74–79.
- (27) De, S.; Bu, W.-X.; Qiu, B.-H.; Su, C.-J.; Lee, Y.-J.; Lu, D. D. Alleviation of Charge Trapping and Flicker Noise in HfZrO<sub>2</sub>-Based Ferroelectric Capacitors by Thermal Engineering. In *2021 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Proceedings*; Institute of Electrical and Electronics Engineers Inc., 2021. DOI: 10.1109/VLSI-TSA51926.2021.9440091
- (28) Yin, X.; Aziz, A.; Nahas, J.; Datta, S.; Gupta, S.; Niemier, M.; Hu, X. S. Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits. *2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)* **2016**, 1–8.
- (29) Tan, A. J.; Chatterjee, K.; Zhou, J.; Kwon, D.; Liao, Y.-H.; Cheema, S.; Hu, C.; Salahuddin, S. Experimental demonstration of a ferroelectric HfO<sub>2</sub>-based content addressable memory cell. *IEEE Electron Device Lett.* **2020**, *41*, 240–243.
- (30) Yin, X.; Li, C.; Huang, Q.; Zhang, L.; Niemier, M.; Hu, X. S.; Zhuo, C.; Ni, K. FeCAM: A universal compact digital and analog content addressable memory using ferroelectric. *IEEE Trans. Electron Devices* **2020**, *67*, 2785–2792.
- (31) Li, C.; Müller, F.; Ali, T.; Olivo, R.; Imani, M.; Deng, S.; Zhuo, C.; Kämpfe, T.; Yin, X.; Ni, K. A scalable design of multi-bit ferroelectric content addressable memory for data-centric computing. *2020 IEEE International Electron Devices Meeting (IEDM)* **2020**, 29.3.1–29.3.4.
- (32) De, S.; Baig, M. A.; Qiu, B.-H.; Le, H.-H.; Lee, Y.-J.; Lu, D. Neuromorphic Computing with Fe-FinFETs in the Presence of Variation. *2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)* **2022**, 1–2.
- (33) De, S.; Baig, M. A.; Qiu, B.-H.; Lu, D.; Sung, P.-J.; Hsueh, F.; Lee, Y.-J.; Su, C.-J. Tri-Gate Ferroelectric FET Characterization and Modelling for Online Training of Neural Networks at Room Temperature and 233K. *2020 Device Research Conference (DRC)* **2020**, 1–2.
- (34) Beyer, S.; Dünkel, S.; Trentzsch, M.; Müller, J.; Hellmich, A.; Utess, D.; Paul, J.; Kleimaier, D.; Pellerin, J.; Müller, S.; Ocker, J.; Benoist, A.; Zhou, H.; Mennenga, M.; Schuster, M.; Tassan, F.; Noack, M.; Pourkeramati, A.; Müller, F.; Lederer, M.; Ali, T.; Hoffmann, R.; Kämpfe, T.; Seidel, K.; Mulaosmanovic, H.; Breyer, E. T.; Mikolajick, T.; Slesazek, S. FeFET. A versatile CMOS compatible device with game-changing potential. *2020 IEEE International Memory Workshop (IMW)* **2020**, 1–4.
- (35) De, S.; Lu, D. D.; Le, H.-H.; Mazumder, S.; Lee, Y.-J.; Tseng, W.-C.; Qiu, B.-H.; Baig, M. A.; Sung, P.-J.; Su, C.-J.; Wu, C.-T.; Wu, W.-F.; Yeh, W.-K.; Wang, Y.-H. W. Ultra-low power robust 3bit/cell Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ferroelectric FinFET with high endurance for advanced computing-in-memory technology. In *2021 Symposium on VLSI Technology*. 2021; pp 1–2.
- (36) Aziz, A.; Breyer, E. T.; Chen, A.; Chen, X.; Datta, S.; Gupta, S. K.; Hoffmann, M.; Hu, X. S.; Ionescu, A.; Jerry, M.; Mikolajick, T.; Mulaosmanovic, H.; Ni, K.; Niemier, M.; O'Connor, I.; Saha, A.; Slesazek, S.; Thirumala, S. K.; Yin, X. Computing with ferroelectric FETs: Devices, models, systems, and applications. *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)* **2018**, 1289–1298.
- (37) Raffel, Y.; De, S.; Lederer, M.; Olivo, R.; Hoffmann, R.; Thunder, S.; Pirro, L.; Beyer, S.; Chohan, T.; Kämpfe, T.; Seidel, K.; Heitmann, J. A Synergistic Approach of Interfacial Layer Engineering and READ-Voltage Optimisation in HfO<sub>2</sub> Based FeFETs for In-Memory-Computing Applications. *ACS Applied Electronics Material* **2022**, *4*, 5292.
- (38) Sun, C.; Han, K.; Samanta, S.; Kong, Q.; Zhang, J.; Xu, H.; Wang, X.; Kumar, A.; Wang, C.; Zheng, Z.; Yin, X.; Ni, K.; Gong, X. First Demonstration of BEOL-Compatible Ferroelectric TCAM Featuring a-IGZO Fe-TFTs with Large Memory Window of 2.9 V, Scaled Channel Length of 40 nm, and High Endurance of 10<sup>8</sup> Cycles. In *2021 Symposium on VLSI Technology*. 2021; pp 1–2.
- (39) Ma, X.; Zhong, H.; Xiu, N.; Chen, Y.; Yin, G.; Narayanan, V.; Liu, Y.; Ni, K.; Yang, H.; Li, X. CapCAM: A Multilevel Capacitive Content Addressable Memory for High-Accuracy and High-Scalability Search and Compute Applications. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* **2022**, *30*, 1770.
- (40) De, S.; Thunder, S.; Lehninger, D.; Jank, M. P. M.; Lederer, M.; Raffel, Y.; Seidel, K.; Kämpfe, T. Low-Power Vertically Stacked One Time Programmable Multi-bit IGZO-Based BEOL Compatible Ferroelectric TFT Memory Devices with Lifelong Retention for Monolithic 3D-Inference Engine Applications. In *2022 European Solid-state Devices and Circuits Conference; ESSDERC*, 2022; pp 1–4.
- (41) Kobayashi, M. IGZO channel ferroelectric memory FET. *2020 27th International Workshop on Active-Matrix Flatpanel Displays and Devices* **2020**, 1–4.
- (42) Ali, T.; Polakowski, P.; Riedel, S.; Büttner, T.; Kämpfe, T.; Rudolph, M.; Pätzold, B.; Seidel, K.; Löhr, D.; Hoffmann, R.; Czernohorsky, M.; Kühnel, K.; Steinke, P.; Calvo, J.; Zimmermann, K.; Müller, J. High endurance ferroelectric hafnium oxide-based FeFET memory without retention penalty. *IEEE Trans. Electron Devices* **2018**, *65*, 3769–3774.
- (43) Dutta, S.; Ye, H.; Chakraborty, W.; Luo, Y.-C.; Jose, M. S.; Grisafe, B.; Khanna, A.; Lightcap, I.; Shinde, S.; Yu, S.; Datta, S. Monolithic 3D integration of high endurance multi-bit ferroelectric FET for accelerating compute-in-memory. *IEEE International Electron Devices Meeting* **2020**, 36.4.1–36.4.4.
- (44) de, S.; Thunder, S.; Lehninger, D.; Le, H.-H.; Raffel, Y.; Lederer, M.; Müller, F.; Jank, M.; Ali, T.; Huang, P.-T.; Seidel, K.; Lu,



D.; Kämpfe, T. Gate-Stack Engineered IGZO-based Multi-bit OTP FeTFT with Lifelong Retention for Inference Engine Applications. *TechRxiv*, May 17, 2022, ver. 2. DOI: 10.36227/techrxiv.19491221.v2.

(45) Lederer, M.; Seidel, K.; Olivo, R.; Kämpfe, T.; Eng, L. M. Effect of Al<sub>2</sub>O<sub>3</sub> Interlayers on the Microstructure and Electrical Response of Ferroelectric Doped HfO<sub>2</sub> Thin Films. *Frontiers in Nanotechnology* **2022**, *58*, 900379.

(46) De, S.; Müller, F.; Thunder, S.; Abdulazhanov, S.; Laleni, N.; Lederer, M.; Ali, T.; Raffel, Y.; Dünkel, S.; Mojumder, S.; Vardar, A.; Beyer, S.; Seidel, K.; Kämpfe, T. 28nm HKMG Based Current Limited FeFET Crossbar-Array for Inference Application. *IEEE Transactions on Electron Devices* **2022**, *69* (12), 7194–7198.

(47) De, S.; Müller, F.; Laleni, N.; Lederer, M.; Raffel, Y.; Mojumder, S.; Vardar, A.; Abdulazhanov, S.; Ali, T.; Dünkel, S.; Beyer, S.; Seidel, K.; Kämpfe, T. Demonstration of Multiply-Accumulate Operation with 28 nm FeFET Crossbar Array. *IEEE Electron Device Lett.* **2022**, *1*.

(48) Lehninger, D.; Ellinger, M.; Ali, T.; Li, S.; Mertens, K.; Lederer, M.; Olivo, R.; Kämpfe, T.; Hanisch, N.; Biedermann, K.; Rudolph, M.; Brackmann, V.; Sanctis, S.; Jank, M. P. M.; Seidel, K. A Fully Integrated Ferroelectric Thin-Film-Transistor – Influence of Device Scaling on Threshold Voltage Compensation in Displays. *Advanced Electronic Materials* **2021**, *7*, 2100082.

(49) Deng, S.; Yin, G.; Chakraborty, W.; Dutta, S.; Datta, S.; Li, X.; Ni, K. A comprehensive model for ferroelectric fet capturing the key behaviors: Scalability, variation, stochasticity, and accumulation. *2020 IEEE Symposium on VLSI Technology* **2020**, 1–2.

(50) Ma, T.; Gong, N. Retention and endurance of FeFET memory cells. *2019 IEEE 11th International Memory Workshop (IMW)* **2019**, 1–4.

(51) Zhao, S.; Tian, F.; Xu, H.; Xiang, J.; Li, T.; Chai, J.; Duan, J.; Han, K.; Wang, X.; Wang, W.; Ye, T. Experimental extraction and simulation of charge trapping during endurance of FeFET with TiN/HfZrO/SiO<sub>2</sub>/Si (MFIS) gate structure. *IEEE Trans. Electron Devices* **2022**, *69*, 1561–1567.

(52) Deng, S.; Zhao, Z.; Kim, Y. S.; Duenkel, S.; MacMahon, D.; Tiwari, R.; Choudhury, N.; Beyer, S.; Gong, X.; Kurinec, S.; Ni, K. Unraveling the Dynamics of Charge Trapping and De-Trapping in Ferroelectric FETs. *IEEE Trans. Electron Devices* **2022**, *69*, 1503–1511.

#### ■ NOTE ADDED AFTER ASAP PUBLICATION

This article published ASAP on January 4, 2023 with an author name omitted. Shawn Sanctis has been added to the author list and the corrected version was reposted on February 14, 2023.