




Article

# One-Volt, Solution-Processed Organic Transistors with Self-Assembled Monolayer-Ta<sub>2</sub>O<sub>5</sub> Gate Dielectrics

Navid Mohammadian <sup>1</sup>, Sheida Faraji <sup>2</sup>, Srikrishna Sagar <sup>3</sup>, Bikas C. Das <sup>3</sup>,  
Michael L. Turner <sup>2</sup> and Leszek A. Majewski <sup>1,\*</sup>

<sup>1</sup> School of Electrical and Electronic Engineering, University of Manchester, Sackville Street, Manchester M13 9PL, UK

<sup>2</sup> School of Chemistry, University of Manchester, Oxford Road, Manchester M13 9PL, UK

<sup>3</sup> School of Physics, Indian Institute of Science Education and Research, Thiruvananthapuram, Kerala 695551, India

\* Correspondence: leszek.majewski@manchester.ac.uk

Received: 11 July 2019; Accepted: 8 August 2019; Published: 12 August 2019



**Abstract:** Low-voltage, solution-processed organic thin-film transistors (OTFTs) have tremendous potential to be key components in low-cost, flexible and large-area electronics. However, for these devices to operate at low voltage, robust and high capacitance gate dielectrics are urgently needed. Herein, the fabrication of OTFTs that operate at 1 V is reported. These devices comprise a solution-processed, self-assembled monolayer (SAM) modified tantalum pentoxide (Ta<sub>2</sub>O<sub>5</sub>) as the gate dielectric. The morphology and dielectric properties of the anodized Ta<sub>2</sub>O<sub>5</sub> films with and without *n*-octadecyltrichlorosilane (OTS) SAM treatment have been studied. The thickness of the Ta<sub>2</sub>O<sub>5</sub> film was optimized by varying the anodization voltage. The results show that organic TFTs gated with OTS-modified tantalum pentoxide anodized at 3 V (*d* ~7 nm) exhibit the best performance. The devices operate at 1 V with a saturation field-effect mobility larger than 0.2 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, threshold voltage -0.55 V, subthreshold swing 120 mV/dec, and current on/off ratio in excess of 5 × 10<sup>3</sup>. As a result, the demonstrated OTFTs display a promising performance for applications in low-voltage, portable electronics.

**Keywords:** organic thin-film transistor (OTFT); one-volt operation; tantalum oxide; anodization; self-assembled monolayer (SAM) modification

## 1. Introduction

Organic thin-film transistors (OTFTs) have been attracting interest owing to their developing applications in low-cost, light-weight, and flexible electronic devices such as active-matrix displays [1], radio frequency identification tags [2], and bio and chemical sensors [3]. Over the years, progress in semiconducting materials and fabrication techniques has dramatically increased the charge mobility in these devices to well above 1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> [4,5]. However, in general, these devices operate with relatively high gate voltages ( $V_G \geq 3$  V) which hinders their integration in low-voltage, portable applications [6]. In order to enable organic TFTs that operate below 3 V and deliver high output current, the use of ultra-thin, high dielectric constant (high- $\kappa$ ) materials such as HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, CeO<sub>2</sub> [7–9] is required. In particular, tantalum pentoxide (Ta<sub>2</sub>O<sub>5</sub>) is a very promising candidate due to the high dielectric constant in the bulk ( $\kappa_{\text{bulk}} \sim 27$ ) and as a thin-film ( $\kappa_{\text{thin-film}} \sim 20$ ). These values are at least two times larger than that of Al<sub>2</sub>O<sub>3</sub> ( $\kappa_{\text{bulk}} \sim 9$ ) [10] and five times larger than that of SiO<sub>2</sub> ( $\kappa_{\text{bulk}} \sim 3.9$ ). As a result, Ta<sub>2</sub>O<sub>5</sub> has been abundantly used in electrolytic capacitors, DRAM devices,

and recently in solution-processed inorganic semiconductor thin-film transistors as a promising gate dielectric for low-power electronics [11].

A common way to deposit a high-quality, pinhole-free film of tantalum oxide is by atomic layer deposition (ALD). However, ALD is a relatively slow process and requires a high vacuum which is not suitable for low-cost, large-area deposition [12]. Alternatively, magnetron sputtering deposition (MSD) has been used to form tantalum oxide films [13]. However, it is a time-consuming, high vacuum technique which suffers from the same drawbacks as ALD. Recently, anodic oxidation (so-called anodization) has attracted a lot of attention because it is a low-cost, solution-based deposition process that can be performed under ambient conditions [14]. Anodization is a self-limiting and self-healing process that gives pinhole-free, homogenous oxide layers that can be grown in an ambient atmosphere at room temperature. Previously, low voltage poly(3-hexylthiophene-2,5-diyl) (P3HT) TFTs operating at 3 V using thick ( $d > 100$  nm), e-beam deposited tantalum oxide films have been reported [15]. However, the demonstrated p-channel transistors displayed relatively low mobility ( $\sim 0.02$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>), positive threshold voltage (+0.26 V), large subthreshold swing ( $> 1$  V/dec), and their on/off current ratios were just above 10. This shows that the fabrication of high performance, organic semiconductor TFTs that can be operated at or below 1 V is not trivial.


To operate OTFTs with gate voltages ( $V_G \leq 1$  V), low values of threshold voltage ( $V_{TH}$ ) and subthreshold swing (SS) are essential. Ideally,  $V_{TH}$  should be around 0 V and SS close to 60 mV/dec, which is the theoretical limit of subthreshold swing at room temperature [16]. This is a very challenging task, as it requires the gate dielectric thickness of high- $\kappa$  materials to be reduced below 10 nm. Such thin insulator layers result in very high leakage currents, especially in Ta<sub>2</sub>O<sub>5</sub> which has a comparatively small band gap (4.5 eV) when compared with other metal oxide dielectrics such as ZrO<sub>2</sub> (7.8 eV) or Al<sub>2</sub>O<sub>3</sub> (8.9 eV). In addition, as in the case of other dielectric metal oxides, the surface hydroxyl (–OH) groups on the surface of tantalum oxide tend to create a large number of insulator/semiconductor interfacial traps which consequently imposes detrimental effects on TFT performance [17]. An effective method to passivate thin layers of metal oxide dielectrics in thin-film transistors is by making the surface considerably less polar via salinization. In this process, organofunctional silane molecules react with surface hydroxyl end groups to form a self-assembled monolayer (SAM). *n*-octadecyltrichlorosilane (OTS) is a silane derived SAM that is conventionally used for metal oxide surface modification. It has been shown that OTS significantly improves dielectric/semiconductor interface in organic TFTs that leads to the reduction of charge carrier traps, and in consequence, to higher charge carrier mobility [18]. Although OTS improves the electrical performance of OTFTs, there is a trade-off as the OTS-modified dielectric is thicker, and hence has a smaller capacitance. Therefore, to optimise the performance of organic transistors, different dielectric thicknesses of Ta<sub>2</sub>O<sub>5</sub> should be considered.

In this paper, we fabricate and study tantalum oxide capacitors to find the optimum thickness of Ta<sub>2</sub>O<sub>5</sub> for thin-film transistor applications. Then, we fabricate organic TFTs using solution-processed, ultra-thin ( $\sim 7$  nm) OTS-treated Ta<sub>2</sub>O<sub>5</sub> as the gate dielectric and DPPDTT-PMMA blend as the active layer, respectively. The optimized transistors exhibit highly reproducible characteristics with virtually no hysteresis, a saturation field-effect mobility  $\mu_{sat} = 0.22$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, threshold voltage  $V_{TH} = -0.55$  V, subthreshold swing SS = 120 mV/dec,  $I_{on}/I_{off}$  ratio  $> 5 \times 10^3$ , and leakage current ( $I_G$ ) of approximately 1 nA at 1 V. The fabricated devices show typical p-channel transistor behaviour, demonstrating a high potential to use the developed process for practical organic TFT fabrication.

## 2. Experimental Section

To optimise the dielectric performance of Ta<sub>2</sub>O<sub>5</sub> and Ta<sub>2</sub>O<sub>5</sub>/OTS films, metal-insulator-metal (MIM) capacitors were fabricated. First, a 100 nm of Ta layer was deposited through a shadow mask by radio frequency (r.f.) magnetron sputtering to serve as the gate electrode. Sputtering was achieved by using a 2-inch diameter Ta target (99.99%) in Ar with a total pressure of 0.5 Pa. Next, samples were anodized in 1 mM of citric acid ( $\geq 99.5\%$ , Sigma-Aldrich, St. Louis, MO, USA) using 99.99% pure Au wire as the cathode electrode as shown in Figure 1a. To form tantalum oxide films of various thicknesses,

anodization voltages ( $V_A$ ) of 40, 30, 20, 10, 5 and 3 V with constant current density ( $0.01 \text{ mA/cm}^2$ ) were applied to the anode by Keithley 2400 Source Meter. The process was continued until the ionic current density dropped to  $0.005 \text{ mA/cm}^2$ . The variation of anodization voltage and current vs. time is depicted in Figure 1b. Based on the anodization ratio of Ta reported in the literature [19] ( $[c]_{\text{Ta}} = 2.2 \text{ nm/V}$ ), a 3 V anodized Ta should result in an approximately  $\sim 6.6 \text{ nm}$  thick  $\text{Ta}_2\text{O}_5$  layer. Some of the as-prepared  $\text{Ta/Ta}_2\text{O}_5$  substrates were treated with  $\text{O}_2$  plasma for 2 min and then immersed in a freshly prepared 1 mM solution of OTS in anhydrous toluene at room temperature for 30 min. Afterwards, the substrates were removed from the solution and rinsed thoroughly and without interruption with pure toluene in order to get rid of the excess of unreacted OTS. The treated substrates were thereafter annealed on a hot plate at  $120 \text{ }^\circ\text{C}$  for 1 h under a flow of dry  $\text{N}_2$ . To obtain MIM capacitors, 50 nm thick Au electrodes were deposited onto the prepared  $\text{Ta/Ta}_2\text{O}_5$  and  $\text{Ta/Ta}_2\text{O}_5/\text{OTS}$  films. The electrical characterization of the fabricated capacitors was carried out using an Agilent E4980A LCR meter. For the duration of the measurements, 1 V bias was applied to the bottom Ta electrode and the top Au electrode was grounded. Organic TFTs were fabricated in the bottom gate, top contact structure on an ultra-flat, quartz-coated glass substrate (S151, Ossila, Sheffield, UK). Poly(3,6-di(2-thien-5-yl)-2,5-di(2-octyldodecyl)-pyrrolo [3,4-c] pyrrole-1,4-dione) thieno [3,2-b] thiophene) (DPPDTT) and poly(methyl methacrylate) (PMMA) and their blend solutions were prepared according to the procedures reported elsewhere [20]. In short, the DPPDTT-PMMA blend solution was prepared by separately dissolving 0.5 wt% DPPDTT and 0.5 wt% of PMMA in 1,2-dichlorobenzene (DCB) and subsequently mixed in a 7:3 ratio. Afterwards, the blend was stirred until completely mixed. The blend was then spin-coated at 2000 rpm for 2 min on substrates pre-heated at  $100 \text{ }^\circ\text{C}$ . Subsequently, the deposited films were annealed at  $100 \text{ }^\circ\text{C}$  for 30 min to 1 h under  $\text{N}_2$  flow. Finally, a 100 nm thick layer of 99.99% Au was thermally evaporated through shadow masks to serve as a source and drain electrodes.



**Figure 1.** (a) Schematic representation of the anodic oxidation process. (b) Anodization voltage ( $V_A$ ) and current ( $I_A$ ) vs. time (t) for the 3 V case study of Ta anodization.


The channel width ( $W$ ) and length ( $L$ ) were 1 mm and  $30 \text{ }\mu\text{m}$ , respectively. The electrical characterization of the fabricated OTFTs was carried out using an Agilent E5270B semiconductor analyser (Santa Clara, CA, USA) and E4980A LCR meter (Keysight, Santa Rosa, CA, USA) at room temperature. The field-effect mobility is calculated by applying a linear fit to  $I_D^{1/2}$  vs  $V_G$  in the saturation regime using Equation (1):

$$I_D = \left( \frac{C_i W \mu_{\text{SAT}}}{2L} \right) (V_G - V_T)^2 \quad (1)$$

where  $V_G$  is the gate voltage,  $V_T$  is the threshold voltage,  $C_i$  is the gate capacitance density,  $\mu_{SAT}$  is saturation field-effect mobility, and  $W$  and  $L$  are channel width and length, respectively. All electrical measurements were done in ambient conditions in an electrically shielded, dark box.


### 3. Results and Discussions

The presence of anodized tantalum oxide films was confirmed by X-ray photoelectron spectroscopy (XPS, Axis Ultra Hybrid, Kratos Analytical, Manchester, UK). A thick, i.e., thicker than the sampling depth of XPS, oxide was observed on the anodized region of the samples (see Figure 2a and Figures S1–S3 in the Supplementary Materials). By analysing the area of the Ta 4f and O 1s peaks, the Ta and O ratio was found to be nearly 2:5 confirming that tantalum pentoxide ( $Ta_2O_5$ ) was successfully prepared through anodization. Also, as shown in Figure 2a, the normalized O 1s peak fit indicates that the oxide formation on the anodized regions is consistent with the peak fitting analysis of the Ta 4f regions. To investigate the surface morphology of the anodized  $Ta_2O_5$ , atomic force microscope (AFM, Multimode, Bruker UK, Coventry, UK) images of the fabricated films have been taken. Figure 2b,c show surface topography of both untreated and OTS-treated  $Ta_2O_5$  films, respectively. The RMS roughness of untreated  $Ta_2O_5$  film is 2.5 nm and the OTS-treated  $Ta_2O_5$  1.3 nm. The tantalum oxide grown by anodization appears to be homogenous, uniform and fairly smooth. However, a more detailed AFM topographical analysis shows that OTS surface modification has made the oxide surface somewhat smoother when compared with as-prepared  $Ta_2O_5$  films.



**Figure 2.** (a) Ta 4f and O 1s XPS spectra of the fabricated  $Ta_2O_5$  films. (b) AFM topography image of untreated  $Ta_2O_5$  and (c) OTS-treated  $Ta_2O_5$  films, respectively.

Figure 3 illustrates capacitance density, dielectric loss, leakage current and capacitance-voltage curves of anodized Ta<sub>2</sub>O<sub>5</sub> films that were obtained at different anodization voltages, i.e., 40, 30, 20, 10, 5 and 3 V. In order to verify the measured values and test the devices' fabrication reproducibility, all measurements were carried out on 20 randomly chosen devices out of the 100 different capacitors with Ta/Ta<sub>2</sub>O<sub>5</sub>/Au structure (cf. inset of Figure 3a). Figure 3 shows the response of one typical device out of the 20 studied devices. Figure 3a depicts the capacitance density vs. frequency from 100 Hz to 100 kHz for the corresponding anodization voltages. As can be seen, for the dielectric thicknesses greater than ~22 nm ( $V_A = 10$  V), capacitance density is relatively constant across the studied frequency range. As the Ta<sub>2</sub>O<sub>5</sub> thickness decreases, it appears that the capacitors become unstable at both ends of the chosen frequency spectrum. Capacitors fabricated with Ta<sub>2</sub>O<sub>5</sub> anodized at 40, 30, and 20 V exhibited an average capacitance density of 380, 450, and 700 nF/cm<sup>2</sup> at 1 kHz, respectively. The maximum standard deviation of the measured capacitance values for these capacitors was  $\pm 20$  nF/cm<sup>2</sup>.



**Figure 3.** (a) Capacitance density and (b) dissipation factor vs. frequency, as well as (c) leakage current density and (d) capacitance density vs. voltage characteristics of the studied Ta/Ta<sub>2</sub>O<sub>5</sub>/Au capacitors.

On the other hand, the capacitors with anodic Ta<sub>2</sub>O<sub>5</sub> prepared at 10, 5 and 3 V show much higher capacitances but also significantly higher leakage currents and dielectric losses, especially for  $V_A \leq 5$  V. As a result, we conclude that the pristine Ta<sub>2</sub>O<sub>5</sub> films anodized at or below 10 V ( $d \sim 22$  nm) are unsuitable for practical applications. Correspondingly, the dissipation factor (DF) measured on capacitors using Ta<sub>2</sub>O<sub>5</sub> anodized at various voltages is depicted in Figure 3b. For the simplest actual model, i.e., equivalent series resistance in series with the capacitance that neglects equivalent series

inductance and insulation resistance, DF is the ratio of equivalent series resistance (ESR) and capacitive reactance ( $X_c$ ), as written in Equation (2) [21]:


$$DF = \frac{ESR}{X_c} \quad (2)$$

Ideally, for a given capacitor DF should be zero, but practically it consists of a negligible loss due to resistive characteristics. As shown in Figure 3b, the capacitors with 40, 30, and 20 V anodized Ta<sub>2</sub>O<sub>5</sub> display a minimal DF that is close to zero. However, as the anodization voltage decreases below 20 V, DF becomes larger and the leakage currents through the anodic dielectric layer start to be appreciable (cf. Figure 3b,c). Accordingly, as the Ta<sub>2</sub>O<sub>5</sub> dielectric thickness decreases even further ( $V_A = 5$  and 3 V) the leakage current through the dielectric becomes very large. In particular, capacitors with the thinnest anodic Ta<sub>2</sub>O<sub>5</sub>, i.e., anodized at 3 V, exhibit the largest leakage current density ( $J_L$ )  $10^{-3}$  A/cm<sup>2</sup> at 1 V. The same electronic behaviour of the anodized Ta<sub>2</sub>O<sub>5</sub> can also be seen in the C–V characteristics of the corresponding capacitors shown in Figure 3d, where high leakage currents reduce the voltage across the capacitors resulting in a lower electric field and lower capacitance at the positive end of the C–V curves. This is in contradiction with an ideal case, where a capacitor shows a flat capacitance-voltage characteristic which guarantees reliable and stable device performance. Nevertheless, thicker layers of Ta<sub>2</sub>O<sub>5</sub> show flat and stable electrical behaviour across the chosen voltage characterization range. Based on the abovementioned dielectric characteristics, it appears that the minimum anodization voltage of tantalum for capacitor and TFT applications is 20 V, which corresponds to approximately 45 nm of Ta<sub>2</sub>O<sub>5</sub>. Indeed, the  $J_L$  for capacitors with 45 nm Ta<sub>2</sub>O<sub>5</sub> layers is well below the maximum allowable value for TFT leakage current density (i.e.,  $10^{-6}$  A/cm<sup>2</sup>) and is measured to be  $10^{-7}$  A/cm<sup>2</sup> at 1 V.

Figure 4a shows the structure of the fabricated bottom-gate, top-contact Ta/(45 nm Ta<sub>2</sub>O<sub>5</sub>)/DPPDTT-PMMA/Au TFTs on a glass substrate ( $V_A = 20$  V). Typical output and transfer characteristics of the fabricated transistors are shown in Figure 4b, c, respectively. As can be seen in Figure 4b, the drain current displays clear linear, pinch-off and saturation regions for all applied gate voltages.

The devices operate at 1 V with a saturation field-effect mobility of  $0.02$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, threshold voltage  $-0.35$  V, subthreshold swing 210 mV/dec, and current on/off ratio  $\sim 10^3$ . This transistor performance is comparable to the previously reported organic TFTs that used SAM-modified, anodized Al<sub>2</sub>O<sub>3</sub> [22].


To see if the dielectric SAM modification strategy also results in improved transistor characteristics of the TFTs with anodized Ta<sub>2</sub>O<sub>5</sub>, DPPDTT-PMMA TFTs with OTS-modified tantalum pentoxide have been fabricated. OTS is one of the most used SAMs in organic transistors. It has been shown that OTS significantly improves dielectric/semiconductor interface by passivating the gate insulator surface that leads to the reduction of charge carrier traps, and as result, to higher charge carrier mobility [23,24]. During silanization, OTS molecules are attached to the dielectric surface through the chemical reaction of  $-\text{SiCl}$  with  $-\text{OH}$  groups on the metal oxide surface. This results in  $-\text{Si}-\text{O}-\text{M}$  structures. The other two  $-\text{SiCl}$  bonds of the OTS molecule react with proximate OTS molecules which forms a cross-linked monolayer. The OTS-treatment of the Ta<sub>2</sub>O<sub>5</sub> layer inevitably results in a thicker overall dielectric layer, and hence decreases the overall areal capacitance of the dielectric film. The anodized Ta<sub>2</sub>O<sub>5</sub> layer should be thin enough to provide the minimum required capacitance and leakage to operate the OTFTs at low voltage. Taking into account that the Ta native oxide thickness is about 3.5 nm [25], it is believed that to suppress the effect of the native oxide on the dielectric properties of Ta<sub>2</sub>O<sub>5</sub> the thickness of the anodized Ta should be at least 3.5 nm thick. As shown in Figure 3a,c, an untreated Ta<sub>2</sub>O<sub>5</sub> layer anodized at 3 V ( $d \sim 7$  nm) exhibits a large enough areal capacitance to be able to operate DPPDTT-PMMA TFTs at 1 V. However, the very high leakage current density of these thin layers would lead to poor field-effect transistor characteristics if used as prepared.



**Figure 4.** (a) Schematic structure of the OTFTs using bare Ta<sub>2</sub>O<sub>5</sub> anodized at  $V_A = 20$  V. (b) Output, and (c) transfer characteristics of the studied OTFTs including  $I_D^{1/2}$  and  $I_G$  vs.  $V_G$  at  $V_D = -1$ , respectively.

Figure 5a–d compare the dielectric properties of 3 V anodized untreated Ta<sub>2</sub>O<sub>5</sub> and OTS-treated Ta<sub>2</sub>O<sub>5</sub> films. As can be observed in Figure 5a, the capacitance density of OTS-treated Ta<sub>2</sub>O<sub>5</sub> is notably reduced from 2700 nF/cm<sup>2</sup> for bare Ta<sub>2</sub>O<sub>5</sub> film to approximately 680 nF/cm<sup>2</sup>. This is due to the addition of the OTS layer which leads to a thicker dielectric film and correspondingly smaller overall capacitance density because of two dielectric layers in series. Nonetheless, capacitance density curves for OTS-treated Ta<sub>2</sub>O<sub>5</sub> are highly stable over a wide range of frequencies. The dielectric loss (Figure 5b) for OTS-treated Ta<sub>2</sub>O<sub>5</sub> shows negligible variation (less than 0.1) confirming a low defect density in the OTS-treated Ta<sub>2</sub>O<sub>5</sub> films. As shown in Figure 5c, leakage current density for OTS-treated Ta<sub>2</sub>O<sub>5</sub> is approximately  $2 \times 10^{-7}$  A/cm<sup>2</sup> at  $\pm 1$  V; this is reduced by circa five orders of magnitude at  $-1$  V and circa one order of magnitude at  $+1$  V when compared to films of untreated Ta<sub>2</sub>O<sub>5</sub> of comparable thickness. The leakage current of the OTS-treated Ta<sub>2</sub>O<sub>5</sub> is somewhat asymmetric and slightly lower for negative voltages. This is very likely caused by the use of electrodes with different work functions and

differences in the roughness of the Ta/Ta<sub>2</sub>O<sub>5</sub> and Ta<sub>2</sub>O<sub>5</sub>/OTS interfaces [26]. In addition, as illustrated in Figure 5d, in contrast to untreated Ta<sub>2</sub>O<sub>5</sub>, OTS surface modification has improved the stability of the capacitance density over the studied voltage range (−1 V to 1 V) and led to almost ideally flat C–V curves.




**Figure 5.** (a) Capacitance density and (b) dissipation factor vs. frequency, as well as (c) leakage current density and (d) capacitance density vs. voltage characteristics of the 3 V anodized Ta/Ta<sub>2</sub>O<sub>5</sub>/Au capacitors with and without OTS treatment.

To test if the optimized, OTS-modified Ta<sub>2</sub>O<sub>5</sub> layers result in well-working 1 V devices, glass/Ta/(7 nm Ta<sub>2</sub>O<sub>5</sub>)/OTS/DPPDPTT-PMMA/Au OTFTs have been fabricated ( $V_A = 3$  V). Typical output and transfer characteristics of the fabricated transistors are shown in Figure 6b,c, respectively. The optimized devices operate at 1 V with virtually no hysteresis, the saturation field-effect mobility is 0.22 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, the threshold voltage −0.55 V, subthreshold swing 120 mV/dec, and the current on/off ratio is in excess of  $5 \times 10^3$ . Additionally, the leakage current at −1 V is measured to be less than 1 nA at all applied biases. The calculated field-effect mobility for these devices is  $> 0.2$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, ten times larger than the analogous DPPDPTT-PMMA TFTs fabricated on bare Ta<sub>2</sub>O<sub>5</sub>. It is believed that charge carrier mobility in TFTs is directly affected by the interfacial trap density [27]. Trap density in thin-film transistors can be calculated using Equation (3):

$$N_{it} = \left( \frac{SS \log(e)}{kT/q} \right) \frac{C_G}{q} \quad (3)$$



where  $C_G$  is the gate capacitance density,  $q$  is the electron charge,  $k$  is the Boltzmann's constant,  $T$  is the temperature, and  $SS$  is subthreshold swing.  $N_{it}$  is calculated to be  $1.09 \times 10^{13} \text{ cm}^{-2}$  and  $4.2 \times 10^{12} \text{ cm}^{-2}$  for OTFTs using 20 V, untreated  $\text{Ta}_2\text{O}_5$  and 3 V, OTS-treated  $\text{Ta}_2\text{O}_5$ , respectively. The reduction of trap density confirms that the OTS layers shield the active layer from traps at the anodic  $\text{Ta}_2\text{O}_5$ /DPPDTT-PMMA interface. Table 1 compares the key figures-of-merit of the 1 V OTFTs fabricated in this work in comparison with one-volt organic TFTs we reported previously [22,28,29]. As can be seen, the gate capacitance density of the developed OTS-treated  $\text{Ta}_2\text{O}_5$  dielectric layer used here is significantly higher. Importantly, other transistor parameters are comparable or indeed better than the parameters of the state-of-the-art organic TFTs reported to date [30–32]. As a result, the demonstrated organic transistors are promising candidates for use in low-voltage, portable electronics.



**Figure 6.** (a) Schematic structure of the OTFTs using OTS-modified  $\text{Ta}_2\text{O}_5$  anodized at  $V_A = 3$  V. (b) Output and (c) transfer characteristics of the fabricated OTFTs including  $I_D$ ,  $I_D^{1/2}$  and  $I_G$  vs.  $V_G$  at  $V_D = -1$  V, respectively.

**Table 1.** Comparison of the DPPDFT-PMMA OTFTs' performance with their counterparts in the literature.

Parameters	20 V Untreated	3 V OTS-Treated	[22]	[28]	[29]
Dielectric	Ta <sub>2</sub> O <sub>5</sub>	Ta <sub>2</sub> O <sub>5</sub>	ODTS/Al <sub>2</sub> O <sub>3</sub>	BST-P	BST-CEC/PVP
C <sub>G</sub> (nF/cm <sup>2</sup> )	700	670	550	94	40
Mobility (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	0.02	0.22	0.1	0.14	0.3
V <sub>TH</sub> (V)	−0.35	−0.55	−0.45	−0.5	−0.7
SS (V/dec)	220	120	160	221	140
ON/OFF Ratio	10 <sup>3</sup>	5 × 10 <sup>3</sup>	10 <sup>3</sup>	10 <sup>3</sup>	10 <sup>3</sup>
Operating voltage (V)	−1	−1	−1	−1	−1.5

#### 4. Conclusions

In conclusion, solution-processed, low threshold voltage organic thin-film transistors that can be operated at 1 V have been demonstrated. The low operational voltage was achieved by using extremely thin (7 nm), anodized Ta<sub>2</sub>O<sub>5</sub> films that were modified by the application of an OTS SAM. The optimized DPPDFT-PMMA TFTs display threshold voltages around −0.55 V, low subthreshold slopes 120 mV/dec, operate with negligible hysteresis and possess average saturated field-effect mobility in excess of 0.2 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> at 1 V. This approach has a high potential to enable the design of stable, ultra-low voltage organic semiconductor circuitry in a highly reproducible manner.

**Supplementary Materials:** The following are available online at <http://www.mdpi.com/1996-1944/12/16/2563/s1>, Figure S1: Normalized peak fitted Ta 4d spectra for both control and anodized regions of the sample showing only Ta oxide in the anodized region relative to a metal/oxide mixture in the control region. Figure S2: Normalized O 1s spectra for both control and anodized regions. Figure S3: Normalized Ta 4f spectra for both control and anodized regions.

**Author Contributions:** conceptualization, N.M., S.S., B.C.D. and L.A.M.; methodology, N.M., S.S., B.C.D. and L.A.M.; validation, N.M. and S.F.; formal analysis, N.M., S.F. and L.A.M.; resources, M.L.T. and L.A.M.; writing—original draft preparation, N.M. and S.F.; writing—review and editing, N.M., S.F., S.S., B.C.D., M.L.T. and L.A.M.; visualization, N.M.; supervision, S.F., M.L.T. and L.A.M.; funding acquisition, B.C.D., M.L.T. and L.A.M.

**Funding:** The authors thank the EPSRC (CIMLAE, EP/K03099X/1), the Newton Fund (GraphClean) and UGC-UKIERI (2017/18-015 and 184-15/2018(IC)) for financial support.

**Acknowledgments:** We would like to thank Alex Walton from the School of Chemistry at the University of Manchester who obtained and helped analyse the X-ray photoelectron spectra (XPS).

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

- Kunii, M.; Iino, H.; Hanna, J.I. Solution-processed, low-voltage polycrystalline organic field-effect transistor fabricated using highly ordered liquid crystal with low-k gate dielectric. *IEEE Electron. Device Lett.* **2016**, *37*, 486–488. [CrossRef]
- Tinivella, R.; Camarchia, V.; Pirola, M.; Shen, S.; Ghione, G. Simulation and design of OFET RFIDs through an analog/digital physics-based library. *Org. Electron. Phys. Mater. Appl.* **2011**, *12*, 1328–1335.
- Viola, F.A.; Spanu, A.; Ricci, P.C.; Bonfiglio, A.; Cosseddu, P. Ultrathin, flexible and multimodal tactile sensors based on organic field-effect transistors. *Sci. Rep.* **2018**, *8*, 1–8. [CrossRef] [PubMed]
- With, T.; Lu, H. High-Performance Amorphous InGaZnO Thin-Film. *IEEE Trans. Electron. Devices* **2015**, *62*, 1659–1662.
- Lee, J.S.; Chang, S.; Koo, S.; Lee, S.Y. High-Performance a-IGZO TFT with ZrO<sub>2</sub> Gate Dielectric Fabricated at Room Temperature. *IEEE Electron. Device Lett.* **2010**, *31*, 225–227.
- Xu, W.; Rhee, S.W. Low-operating voltage organic field-effect transistors with high-k cross-linked cyanoethylated pullulan polymer gate dielectrics. *J. Mater. Chem.* **2009**, *19*, 5250–5257. [CrossRef]
- Chen, H.-W.; Lee, J.-H.; Lin, B.-Y.; Chen, S.; Wu, S.-T. Liquid crystal display and organic light-emitting diode display: Present status and future perspectives. *Light Sci. Appl.* **2018**, *7*, 17168. [CrossRef]
- Cai, W.; Park, S.; Zhang, J.; Wilson, J.; Li, Y.; Xin, Q. One-Volt IGZO Thin-Film Transistors with Al<sub>x</sub>O<sub>y</sub> Gate Dielectric. *IEEE Electron. Device Lett.* **2018**, *39*, 375–378. [CrossRef]

9. Wedig, A.; Luebben, M.; Cho, D.Y.; Moors, M.; Skaja, K.; Rana, V.; Hasegawa, T.; Adepalli, K.K.; Yildiz, B.; Waser, R.; et al. Nanoscale cation motion in TaO<sub>x</sub>, HfO<sub>x</sub> and TiO<sub>x</sub> memristive systems. *Nat. Nanotechnol.* **2016**, *11*, 67–74. [[CrossRef](#)]
10. Cai, W.; Wilson, J.; Zhang, J.; Park, S.; Majewski, L.; Song, A. Low-voltage, flexible InGaZnO thin-film transistors gated with solution-processed, ultra-thin Al<sub>x</sub>O<sub>y</sub>. *IEEE Electron. Device Lett.* **2019**, *40*, 36–39. [[CrossRef](#)]
11. Heo, J.; Park, S.Y.; Kim, J.W.; Song, S.; Yoon, Y.J.; Jeong, J.; Jang, H.; Lee, K.T.; Seo, J.H.; Walker, B.; et al. Implementation of Low-Power Electronic Devices Using Solution-Processed Tantalum Pentoxide Dielectric. *Adv. Funct. Mater.* **2018**, *28*, 1–8. [[CrossRef](#)]
12. Song, S.J.; Park, T.; Yoon, K.J.; Yoon, J.H.; Kwon, D.E.; Noh, W.; Lansalot-Matras, C.; Gatineau, S.; Lee, H.K.; Gautam, S.; et al. Comparison of the atomic layer deposition of tantalum oxide thin films using Ta(NtBu)(NEt<sub>2</sub>)<sub>3</sub>, Ta(NtBu)(NEt<sub>2</sub>)<sub>2</sub>Cp, and H<sub>2</sub>O. *ACS Appl. Mater. Interfaces* **2017**, *9*, 537–547. [[CrossRef](#)] [[PubMed](#)]
13. Qian, L.X.; Liu, X.Z.; Han, C.Y.; Lai, P.T. Improved performance of amorphous InGaZnO thin-film transistor with Ta<sub>2</sub>O<sub>5</sub> gate dielectric by using Ia incorporation. *IEEE Trans. Device Mater. Reliab.* **2014**, *14*, 1056–1060. [[CrossRef](#)]
14. Momeni, M.M.; Mirhosseini, M.; Chavoshi, M. Fabrication of Ta<sub>2</sub>O<sub>5</sub> nanostructure films via electrochemical anodisation of tantalum. *Surf. Eng.* **2015**, *33*, 83–89. [[CrossRef](#)]
15. Bartic, C.; Jansen, H.; Campitelli, A.; Borghs, S. Ta<sub>2</sub>O<sub>5</sub> as gate dielectric material for low-voltage organic thin-film transistors. *Org. Electron. Phys. Mater. Appl.* **2002**, *3*, 65–72. [[CrossRef](#)]
16. Zhirnov, V.V.; Cavin, R.K. Negative capacitance to the rescue? *Nat. Nanotechnol.* **2008**, *3*, 77. [[CrossRef](#)]
17. Bae, J.H.; Choi, Y. Engineered interface using a hydroxyl group-free polymeric buffer layer onto a TiO<sub>2</sub> nanocomposite film for improving the electrical properties in a low-voltage operated organic transistor. *Surf. Interface Anal.* **2012**, *44*, 445–449. [[CrossRef](#)]
18. Kang, S.J.; Yi, Y.; Kim, C.Y.; Whang, C.N. Analysis of octadecyltrichlorosilane treatment of organic thin-film transistors using soft x-ray fluorescence spectroscopy. *Appl. Phys. Lett.* **2005**, *86*, 232103. [[CrossRef](#)]
19. Kim, Y.-H.; Uosaki, K. Preparation of Tantalum Anodic Oxide Film in Citric Acid Solution-Evidence and Effects of Citrate Anion Incorporation. *J. Electrochem. Sci. Technol.* **2014**, *4*, 163–170. [[CrossRef](#)]
20. Li, J.; Zhao, Y.; Tan, H.S.; Guo, Y.; Di, C.A.; Yu, G.; Liu, Y.; Lin, M.; Lim, S.H.; Zhou, Y.; et al. A stable solution-processed polymer semiconductor with record high-mobility for printed transistors. *Sci. Rep.* **2012**, *2*, 1–9. [[CrossRef](#)]
21. Williams, B.W. *Power Electronics: Devices, Drivers, Applications and Passive Component*, 2nd ed.; Palgrave: Basingstoke, UK, 1992.
22. Urasinska-Wojcik, B.; Cocherel, N.; Wilson, R.; Burroughes, J.; Opoku, J.; Turner, M.L.; Majewski, L.A. 1 Volt organic transistors with mixed self-assembled monolayer-Al<sub>2</sub>O<sub>3</sub> gate dielectrics. *Org. Electron.* **2015**, *26*, 20–24. [[CrossRef](#)]
23. Ikawa, M.; Yamada, T.; Matsui, H.; Minemawari, H.; Tsutsumi, J.; Horii, Y.; Chikamatsu, M.; Azumi, R.; Kumai, R.; Hasegawa, T. Simple push coating of polymer thin-film transistors. *Nat. Commun.* **2012**, *3*, 1–8. [[CrossRef](#)] [[PubMed](#)]
24. Kim, Y.; Lee, E.K.; Oh, J.H. Flexible Low-Power Operative Organic Source-Gated Transistors. *Adv. Funct. Mater.* **2019**, *1900650*, 1–12. [[CrossRef](#)]
25. Randall, J.J. The effect of phosphorus incorporation on the dielectric constant and ionic conductivity of anodic tantalum oxide. *Electrochim. Acta* **1975**, *20*, 663–667. [[CrossRef](#)]
26. Lau, W.S.; Yu, D.Q.; Wang, X.; Wong, H.; Xu, Y. Mechanism of I-V asymmetry of MIM capacitors based on high-k dielectric. In Proceedings of the 2015 China Semiconductor Technology International Conference, Shanghai, China, 18–19 March 2015.
27. Wang, W.; Shi, X.; Li, X.; Zhang, Y. Improved Electrical Properties of Pentacene MIS Capacitor with OTS Modified Ta<sub>2</sub>O<sub>5</sub> Dielectric. *IEEE Electron. Device Lett.* **2016**, *37*, 1332–1335. [[CrossRef](#)]
28. Faraji, S.; Hashimoto, T.; Turner, M.L.; Majewski, L.A. Solution-processed nanocomposite dielectrics for low voltage operated OFETs. *Org. Electron.* **2015**, *17*, 178–183. [[CrossRef](#)]
29. Faraji, S.; Danesh, E.; Tate, D.J.; Turner, M.L.; Majewski, L.A. Cyanoethyl cellulose-based nanocomposite dielectric for low-voltage, solution-processed organic field-effect transistors (OFETs). *J. Phys. D Appl. Phys.* **2016**, *49*, 185102. [[CrossRef](#)]

30. Guo, X.; Feng, L.; Cui, Q.; Xu, X. Low Voltage Organic/Inorganic Hybrid Complementary Inverter with Low Temperature All Solution Processed Semiconductor and Dielectric Layers. *IEEE Electron. Device Lett.* **2014**, *35*, 542–544.
31. Tang, W.; Li, J.; Zhao, J.; Zhang, W.; Yan, F.; Guo, X. High-performance solution-processed low-voltage polymer thin-film transistors with low-k/High-k bilayer gate dielectric. *IEEE Electron. Device Lett.* **2015**, *36*, 950–952. [[CrossRef](#)]
32. Feng, L.; Cui, Q.; Zhao, J.; Tang, W.; Guo, X. Dual-V<sub>th</sub> low-voltage solution processed organic thin-film transistors with a thick polymer dielectric layer. *IEEE Trans. Electron. Devices* **2014**, *61*, 2220–2223. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).