



## Article

# An Organic/Inorganic Nanomaterial and Nanocrystal Quantum Dots-Based Multi-Level Resistive Memory Device

Sae-Wan Kim <sup>1,†</sup>, JinBeom Kwon <sup>1,†</sup>, Jae-Sung Lee <sup>2</sup>, Byoung-Ho Kang <sup>2</sup>, Sang-Won Lee <sup>3</sup>, Dong Geon Jung <sup>1</sup>, Jun-Yeop Lee <sup>1</sup>, Maeum Han <sup>4</sup>, Ok-Geun Kim <sup>4</sup>, Gopalan Saianand <sup>5</sup> and Daewoong Jung <sup>1,\*</sup>

<sup>1</sup> Advanced Mechatronics R&D Group, Korea Institute of Industrial Technology (KITECH), Daegu 42994, Korea; kei95304@gmail.com (S.-W.K.); jinbum0301@kitech.re.kr (J.K.); jdg8609@kitech.re.kr (D.G.J.); leeji@kitech.re.kr (J.-Y.L.)

<sup>2</sup> Advanced Semiconductor Research Center, Gumi Electronics and Information Technology Research Institute (GERI), Gumi 39253, Korea; jslee1245@geri.re.kr (J.-S.L.); bhkang@geri.re.kr (B.-H.K.)

<sup>3</sup> Daegu Technopark Daegu Smart Manufacturing Innovation Center, 46-17, Seongseogongdan-ro, Dalseogu, Daegu 42716, Korea; swlee@ttp.org

<sup>4</sup> School of Electronics Engineering, College of IT Engineering, Kyungpook National University, 80, Daehak-ro, Buk-gu, Daegu 41566, Korea; mehan@knu.ac.kr (M.H.); ogkim6441@gmail.com (O.-G.K.)

<sup>5</sup> Global Centre for Environmental Remediation (GCER), College of Engineering, Science and Environment, The University of Newcastle, Callaghan, NSW 2308, Australia; SaiAnand.Gopalan@newcastle.edu.au

\* Correspondence: dwjung@kitech.re.kr

† These authors contributed equally to this work.



**Citation:** Kim, S.-W.; Kwon, J.; Lee, J.-S.; Kang, B.-H.; Lee, S.-W.; Jung, D.G.; Lee, J.-Y.; Han, M.; Kim, O.-G.; Saianand, G.; et al. An Organic/Inorganic Nanomaterial and Nanocrystal Quantum Dots-Based Multi-Level Resistive Memory Device. *Nanomaterials* **2021**, *11*, 3004. <https://doi.org/10.3390/nano11113004>

Academic Editors: Yung-Hsien Wu and Albert Chin

Received: 19 October 2021

Accepted: 5 November 2021

Published: 9 November 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

**Abstract:** A cadmium selenide/zinc sulfide (CdSe/ZnS) quantum dot (QD)-based multi-level memory device with the structure [ITO/PEDOT:PSS/QDs/ZnO/Al:Al<sub>2</sub>O<sub>3</sub>/QDs/Al] was fabricated via a spin-coating method used to deposit thin films. Two layers of QD thin films present in the device act as charge storage layers to form three distinct states. Zinc oxide (ZnO) and aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) were added to prevent leakage. ZnO NPs provide orthogonality between the two QD layers, and a poly(3,4-ethylenedioxythio-phenylene): poly(styrenesulfonate) (PEDOT:PSS) thin film was formed for effective hole injection from the electrodes. The core/shell structure of the QDs provides the quantum well, which causes the trapping of injected charges. The resistance changes according to the charging and discharging of the QDs' trap site and, as a result, the current through the device also changes. There are two quantum wells, two current changes, and three stable states. The role of each thin film was confirmed through I-V curve analysis and the fabrication conditions of each thin film were optimized. The synthesized QDs and ZnO nanoparticles were evaluated via X-ray diffraction, transmission electron microscopy, and absorbance and photoluminescence spectroscopy. The measured write voltages of the fabricated device were at 1.8 and 2.4 V, and the erase voltages were −4.05 and −4.6 V. The on/off ratio at 0.5 V was  $2.2 \times 10^3$ . The proposed memory device showed retention characteristics of  $\geq 100$  h and maintained the initial write/erase voltage even after 200 iterative operations.

**Keywords:** CdSe/ZnS quantum dots; multi-level memory; PEDOT:PSS; ZnO nanoparticles

## 1. Introduction

As the number of connected devices per person exceeds one, the demand for data in the world increases rapidly. With the miniaturization of devices, there is a need for storage devices with a high degree of integration to effectively store data [1,2]. In addition, as devices possessed by individuals become flexible, demand for flexible storage devices steadily increases [3,4]. Therefore, static random-access memory (SRAM), dynamic RAM (DRAM), and flash memory, which are existing sources of mainstream memory, are characterized by high storage efficiency and advanced manufacturing technology, but their integration and flexibility are also secured [5,6]. As an alternative to solving such a problem, studies on next-generation memories are actively being conducted [7–9]. Next-generation


memories include magnetic-RAM (MRAM), phase-change RAM (PRAM), Ferroelectric RAM (FeRAM), and resistiveRAM (RRAM), each of which has parts to be improved, but solves the aforementioned problems. Among them, RRAM has a simple structure of electrode/resistive layer/electrode, and it is easy to apply each layer as a flexible material; thus, it has been developed by many researchers [10]. RRAM uses oxidebased materials such as NiO, TiO<sub>x</sub>, CuO<sub>x</sub>, ZrO<sub>x</sub>, and HfO<sub>x</sub> as a resistive layer. It is advantageous to provide flexibility, but there is a limit to miniaturization because a minimum size must be secured to operate as a resistor [11–15]. Accordingly, an RRAM in which nanoscale materials such as quantum dots (QDs) and organic/inorganic materials are mixed has been proposed as an alternative [16–19]. QDs are semiconductor materials with a size of 2 to 10 nm and consist of a core that determines the band gap of the QDs, a shell that protects the unstable core, and a ligand that determines the reactivity of the QDs [20,21]. In particular, the QDs includes a quantum well with a core/shell structure, and can thus be used as a substitute for an oxide-based resistive layer [22–28]. Depending on whether charges are trapped in the quantum well, the conductivity (resistance) of the charge storage layer (CSL) composed of QDs changes. Before the trap site is filled, a small current flows through the device as external charges are trapped in the QDs (high resistance state, HRS); however, after the trap site is filled, it is no longer trapped and a large current flows through the device (low resistance state, LRS) [22,29,30]. The charge trapped in the quantum well is due to a high energy barrier, so de-trapping does not occur until [3] an external voltage is applied. This difference in current can be applied to memory devices. A charge barrier can be formed outside the CSL in order to suppress the light emission characteristics that may occur in the QDs and to suppress leakage in the shell of the partially weak QDs [31–34]. In addition, through such isolation, a plurality of CSL (quantum wells) can be formed, which enables the formation of a plurality of states and the development of a memory device capable of expressing multiple levels. Since the isolation layer should be able to form a charge barrier, not just for isolation purposes, metal oxides such as ZnO and Al<sub>2</sub>O<sub>3</sub> with appropriate energy levels are used [35–40]. Through this, QDs-based RRAM can have high flexibility compared to oxide-based devices, and when a charge storage layer is formed with a single QDs, the size and area of the device can be ultimately downsized to the size of the QDs. In this paper, we propose RRAM, a next-generation memory based on QDs. The fabricated device has a structure of [ITO/PEDOT:PSS/QDs/ZnO/Al:Al<sub>2</sub>O<sub>3</sub>/QDs/Al], and it is a memory device for the current difference that occurs as charges are constrained in a quantum well existing in a QDs. A memory device capable of expressing a three-level state (low/middle/high) with a storage density characteristic of 3 to the power of n (3<sup>n</sup>) in ternary system was fabricated by forming two charge-storage layers (quantum wells). The QDs and ZnO NPs used were synthesized directly, and X-ray diffraction (XRD), transmission electron microscopy (TEM), photo-luminescence (PL), and absorption characteristics were analyzed to evaluate the properties of the synthesized material. For each thin film, a solution process was used—a spin-coating method—and the IV characteristics of the device according to the addition of each thin film were analyzed to optimize the device fabrication conditions. In addition, it took 100 h to evaluate the life characteristics and durability of the proposed device. The retention characteristics and the operating voltage characteristics were analyzed according to 200 repetitions.

## 2. Experimental Section

### 2.1. Synthesis of Colloidal Quantum Dots (QDs)

The CdSe/ZnS quantum dots (QDs) used as the charge storage layer were synthesized through the following process, which is schematically shown in Figure 1. The synthesized QDs have a core/shell structure; the core is composed of CdSe and the shell is composed of ZnS, and has a green emission wavelength [41,42]. First, 4 mmol of Zn(CH<sub>3</sub>COO)<sub>2</sub>·2H<sub>2</sub>O, 0.3 mmol of CdO, and 5 mL of OA were mixed in a three-neck flask, heated at 150 °C, with flowing Ar gas for 30 min. After raising the temperature to 320 °C, 2 mL of tri-octylphosphine (TOP) with 0.2 mM Se and 3.5 mM S was rapidly injected. After that, it was


maintained at 300 °C for about 10 min and the QDs were synthesized in a core/shell structure. In order to remove impurities and reactants generated during the synthesis, ethanol and toluene were injected into the solution in a 1:1 ratio and centrifuged at 3000 rpm. Through centrifugation, a solution containing impurities and pure QDs was separated, and pure QDs were obtained by removing the solution containing impurities and removing the moisture. The remaining QDs were weighed and finally dispersed in toluene at an appropriate concentration (20 mg/mL).



**Figure 1.** Schematic diagram of the synthesis of green light-emitting CdSe/ZnS quantum dots.

### 2.2. Synthesis of Semiconductor Nanocrystal ZnO Nanoparticles (NPs)

Using the sol-gel method, semiconductor ZnO nanoparticles (NPs) to be used as hole barriers were synthesized and the synthesis process is shown in Figure 2 [43,44]. In order to make precursors  $\text{Zn}^{2+}$  and  $\text{OH}^-$ , zinc acetate dihydrate ( $\text{Zn}(\text{CH}_3\text{COO})_2 \cdot 2\text{H}_2\text{O}$ , Sigma-Aldrich, St. Louis, MO, USA) and potassium hydroxide (KOH, Sigma-Aldrich, St. Louis, MO, USA) were dissolved in methanol at 60 °C, respectively. After dissolving by heating for 1 h, the methanol in which KOH was dissolved was slowly injected into the solution in which zinc acetate was dissolved. After 1 h of reaction, ZnO NPs with a size of 3 to 5 nm were synthesized. The next step was to perform a cleaning process to remove impurities generated during the synthesis process. Isopropanol (IPA) and hexane were injected at a ratio of 1:1:5 to remove  $\text{K}^+$  ions corresponding to by-products. After incubation at room temperature for 24 h, impurities and ZnO NPs were separated into two layers due to the difference in density, and pure ZnO NPs were obtained through centrifugation. Finally, the synthesized ZnO NPs were dispersed in ethanol at an appropriate concentration (20 mg/mL) [45].




**Figure 2.** Schematic diagram of the synthesis of ZnO nanoparticles.

### 2.3. Formation of QDs/Al Nanocluster Based Memory Device

Indium tin oxide (ITO) patterned on glass was used as the lower electrode, and cleaning was performed in the order of acetone/methanol/IPA to remove impurities and PRs present on the surface. UV-Ozone treatment was performed for 15 min in order to improve the bonding strength and surface characteristics with the upper thin film [46]. Next, a PEDOT:PSS (Clevios AI 4083, Dayton, OH, USA) thin film with a work function of 5.4 eV was formed using a spin-coating method (3000 rpm, 30 s), and annealing was performed (150 °C, 10 min). PEDOT:PSS can reduce the energy gap between a QDs with

a work function of 6.6 eV and an ITO with a work function of 4.7 eV, and can be used as a hole injection layer (HIL) because it has high mobility for holes [46]. The QDs thin film corresponding to the first CSL was formed by the same spin-coating method (1500 rpm, 30 s), and annealing (80 °C, 30 min) was performed in a vacuum oven. ZnO NPs thin film corresponding to the hole-blocking layer (HBL) was deposited on the QDs thin film by spin-coating method (1500 rpm, 30 s), and annealing (90 °C, 30 min) was performed in vacuum oven. Al with a thickness of 25 nm was deposited to form a nanocluster (NC) using thermal deposition, and was reacted in the air at room temperature for 3 h to form an aluminum oxide ( $\text{Al}_2\text{O}_3$ ) layer [47]. Additionally, the QDs thin film corresponding to the second CSL was formed through the same method as the first QDs thin film. Finally, an aluminum layer (over 250 nm) corresponding to the upper electrode was deposited using thermal deposition. Figure 3 shows a schematic diagram of the device fabrication process and energy level of the fabricated device.



**Figure 3.** Schematic diagram and the energy band diagram of fabricated memory devices.

### 3. Results and Discussion

#### 3.1. Optical and Physical Properties of the Synthesized QDs


Photoluminescence (PL) spectrum, absorbance, X-ray diffraction (XRD) of synthesized QDs, and transmission electron microscopy (TEM) images of the synthesized QDs thin films were taken to evaluate the synthesis success and characteristics of the synthesized QDs. The measured results are presented in Figure 4. As can be seen in Figure 4a, synthesized QDs have an absorption peak at 515 nm and high absorbance in the UV region. In the PL spectrum of Figure 4b, it can be seen that the peak at 536 nm. Additionally, from the TEM image shown in Figure 4c, it can be seen that the synthesized QDs have a size of about 6 nm. Through this, it was confirmed that QDs were successfully synthesized [43,48]. In addition, as can be seen in the measured XRD (Figure 4d) to confirm the crystal structure and crystallinity of synthesized QDs, the peak wavelengths corresponding to the (111), (220), and (311) planes are evident at 28°, 45°, and 50°, respectively. These results show that QDs formed a zinc blende structure. Additionally, the synthesized QDs have a core/shell structure, and charge can be trapped in the quantum well formed by this core/shell structure [27,49].

#### 3.2. Properties of the Synthesized ZnO NPs


PL spectrum, absorbance, XRD of synthesized ZnO NPs, and TEM image of the synthesized ZnO NPs thin films were taken to evaluate the synthesis success and characteristics of the synthesized ZnO NPs. The measured results are presented in Figure 5. As can be seen in Figure 5a, synthesized ZnO NPs have an absorption peak at 323 nm and high absorbance in the UV region. In the PL spectrum of Figure 5b, it can be seen that the peak at 363 nm and broad characteristics appear in the visible region of 500 nm. Additionally, from the TEM image shown in Figure 5c, it can be seen that the synthesized ZnO NPs have a size of about 5 nm. Through this, it was confirmed that ZnO NPs were successfully synthesized [50]. In addition, as can be seen in the measured XRD (Figure 5d) to confirm



the crystal structure and crystallinity of synthesized ZnO NPs, the peak wavelengths corresponding to the (100), (101), (102), (110), (103), and (112) planes are evident at  $32^\circ$ ,  $36^\circ$ ,  $47^\circ$ ,  $57^\circ$ ,  $63^\circ$ , and  $67^\circ$ , respectively. Through this, the synthesized ZnO NPs have a hexagonal crystal structure [51].




**Figure 4.** The measured results: (a) photoluminescence (PL) characteristics, (b) absorbance properties, (c) transmission electron microscopy (TEM) image, and (d) X-ray diffraction (XRD) spectrum of synthesized quantum dots (QDs).



**Figure 5.** The measured results: (a) photoluminescence (PL) characteristics, (b) absorbance properties, (c) transmission electron microscopy (TEM) image, and (d) X-ray diffraction (XRD) spectrum of synthesized ZnO nanoparticles (NPs).

### 3.3. Nanocluster(NC) Verification

The atomic force microscopy (AFM) image of the thin film was measured to confirm the nanocluster (NC) formed on the aluminum oxide layer and the QDs thin film, and the results are presented in Figure 6. As the QDs are embedded in the partially oxidized aluminum layer, NCs are formed. Since the formation of the NCs allows the QDs formed at the bottom and the QDs formed at the top to be isolated from each other, it can be applied as a bi-stable memory [22,45,47]. In the AFM result of forming only QDs as a thin film in (Figure 6a), the root-mean-squared (RMS) roughness was 0.28, but the RMS roughness of the QDs thin film deposited on partially oxidized aluminum (Figure 6b) was 0.92, showing a significant increase. Through these results confirming that the RMS roughness has increased significantly, it can be confirmed that the QDs are embedded in partially oxidized aluminum and are physically isolated from the lower QDs to form NCs [45].




**Figure 6.** AFM image of. (a) QDs only, (b) QDs in the  $\text{Al}_2\text{O}_3$  thin film.

### 3.4. I-V Properties of Fabricated Memory Devices

In order to confirm the characteristics of the fabricated device, the current characteristics according to voltage were measured, and this is presented in Figure 7. As can be seen in Figure 7, when the voltage is swept from 0 to 5 V, it can be seen that three different current values appear, and each can be defined as a low/middle/high state. When the voltage increases from 0 to 5 V, holes are injected through the ITO electrode by the externally applied voltage and are confined to the core through the shell of the QDs. During this process, the trap sites present in the first QDs thin film are filled. When the first write voltage reaches 3.17 V, the trap sites present in the first QDs are all filled and no more traps occur. At this time, since the charge loss due to the trap disappears, the current flowing through the device, which decreases the resistance of the thin film, greatly increases, and this can be said to be transitioned from low to middle state. As the voltage continues to increase at the first write voltage, the second write voltage (3.6 V) is reached. In this process, the current value changes as charges are confined to the QDs existing in the second CSL. In this case, since no more charge trap occurs and the charge loss disappears, the resistance of the thin film decreases, resulting in an increase in current. Through this, a transition from middle state to high state occurs. After two transitions, a large current change does not appear even if the external voltage increases. This is because there is no more trap site, so it acts like a resistor and only a small amount of current change in the external voltage is observed. After that, even if the voltage is swept from 5 V to 0 V, the trap sites already in the two CSL are filled, and the high state is maintained because the positive voltage cannot de-trap these charges. At this time, it can be seen that the voltage to set to each middle/high state is 3.17 and 3.6 V, and the high/low ratio of the device identified at the read voltage (0.5 V) is 44. On the contrary, in the process of sweeping from 0 to  $-5$  V, electrons are injected from the ITO by the negative voltage applied from the outside, and the injected electrons and trapped holes are recombined and the trapped holes disappear. In this process, as a void space is created in the trap site that was filled

in, the resistance of the CSL increases significantly and the current flowing through the device decreases. Contrary to the above-described write process (voltage sweep at positive voltage), two rapid current changes appear in the CSL formed at two locations [11] by this principle. In this process, the first transition from the high state to the middle state and the second transition from the middle state to low state appear. These transitions appear at  $-4.4$  and  $-4.6$  V, respectively, and the charge trap does not occur in the process of returning from  $-5$  to  $0$  V, so the low state is maintained. In order to improve the operating voltage and high/low ratio of the fabricated device, the I-V characteristics of the device to which the conductive polymer PEDOT:PSS is applied can be confirmed in Figure 7. PEDOT:PSS has high hole mobility, and a work function exists between the core of the QDs and ITO electrode, so that effective hole injection from the ITO electrode is possible. The shape of the I-V according to the positive/negative voltage sweep is the same as in Figure 7, but the write voltage of the device manufactured by applying PEDOT:PSS is greatly reduced to  $1.8$  and  $2.4$  V, respectively. In addition, due to the high hole mobility of PEDOT:PSS, the current corresponding to the high state increased significantly, and the overall high/low ratio was also significantly improved to 2200. However, in the case of the erase voltage, when PEDOT:PSS is applied, a slight change appears to  $-4.05/-4.6$  V, respectively, but it can be confirmed that it does not decrease or increase significantly. It can be seen that PEDOT:PSS has high hole mobility and facilitates hole injection, but does not significantly affect the erase characteristics according to electron behavior because it does not significantly affect the mobility and injection of electrons. Through this, it can be seen that two trap sites are formed by the two CSL formed on the fabricated device, and accordingly, a memory device capable of expressing three states has been fabricated. In addition, by applying PEDOT:PSS, it was possible to significantly increase the operating voltage and high/low ratio of the fabricated device.




**Figure 7.** Current–voltage (I-V) characteristics of fabricated memory device.

### 3.5. Retention Properties

In order to check the lifespan characteristics of the fabricated memory device, the current of the device was measured over time, and the measured results are presented in Figure 8. The low state was measured immediately without the write process, and  $2/2.7$  V which is slightly higher than the write voltage, was applied so that the write could be performed; this was sufficient to set the middle/high state. To measure the current of each state, a read voltage ( $0.5$  V) was applied. For 100 h, the high state showed a decrease in current by  $0.03$  A, the middle states indicated a decrease in the current by  $0.585 \times 10^{-4}$  A,


and the low state indicated a decrease in current by  $0.294 \times 10^{-4}$  A. Additionally, it can be seen that, even after 100 h, the three states do not cross each other and maintain the initial current value. Through these results, it was confirmed that the fabricated device was a memory device capable of maintaining an initial state for 100 h.



**Figure 8.** Retention characteristics of the fabricated memory device by measuring the current at 0.5 V after applying write voltage (2/2.7 V).

### 3.6. Robustness Properties

In order to evaluate the robustness of the fabricated memory device, the operation voltage of the device was measured according to 200 repetitive write/erase processes. As shown in Figure 9a, a slight difference is observed depending on the repetitive operation, but this is a difference in the degree that can be seen as a measurement error, and it can be seen that all four operating voltages are maintained stably without significant change compared to the initial value. Additionally, in order to check the reliability of each state for repeated operation, the state current was measured by applying the write voltage and then applying the read voltage. As shown in Figure 9b, it was confirmed that, during 200 repetitions of operation, a difference of up to 4% was exhibited from the initial current value. Due to these results, it is confirmed that the fabricated device maintains the write/erase voltage and each state current even after 200 iterations, and it has high robustness.



**Figure 9.** (a) Write/erase voltages, (b) state current of the fabricated memory device according to repeated operations.



#### 4. Conclusions

In this study, a quantum dots (QDs)-based multi-level memory device was proposed in which a plurality of charge storage layers (CSL) was formed using QDs and aluminum oxide ( $\text{Al}_2\text{O}_3$ ) film. Charges are confined to the quantum well existing in a QDs having a core/shell structure, and a current difference occurs according to the charge/discharge of these trap sites. It is a device capable of expressing three states through different current values expressed at this time. The QDs and zinc oxide nanoparticles (ZnO NPs) used in this study were synthesized directly, and the synthesis was confirmed by measuring photo-luminescence (PL), absorbance, transmission electron microscopy (TEM), and X-ray diffraction (XRD) of the synthesized material. Through the measurement results, it was confirmed that QDs and ZnO NPs were successfully synthesized. The fabricated device has the structure of [ITO/PEDOT:PSS/QDs/ZnO/Al: $\text{Al}_2\text{O}_3$ /QDs/Al], and the upper and lower QDs are separated by ZnO NPs and  $\text{Al}_2\text{O}_3$  thin films so that two charge storage layers can exist; as a result, it is a device capable of expressing three states. PEDOT:PSS formed at the bottom can reduce the energy gap between the electrode and the QDs to enable effective hole injection. The maximum on/off ratio of the manufactured device is  $2.2 \times 10^3$ , the write voltage is 1.8/2.4 V, and the erase voltage is  $-4.05/-4.6$  V. It was confirmed that the initial current value could be maintained without a large reduction, and it was confirmed that the initial operating voltage and state current were maintained even with 200 repeated operations. We propose a QDs-based memory device using an organic/inorganic mixed layer with high stability that can be applied as a next-generation memory device.

**Author Contributions:** J.K. and S.-W.K. conducted the experiments to collect the data and drafted the manuscript. J.-S.L., S.-W.L., B.-H.K., J.-Y.L., M.H., O.-G.K., G.S. and D.-G.J. fabricated the devices and performed the measurements. D.J. made significant contributions to the revision of the experimental design and manuscript editing, guiding the entire study. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Acknowledgments:** This work was supported by a Korea Innovation Foundation (INNOPOLIS) grant funded by the Korea government (MSIT) (2020-DD-UP-0348). This study was conducted with the support of the Korea Institute of Industrial Technology.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

1. Evans, D. The Internet of Things How the Next Evolution of the Internet Is Changing Everything. Cisco IBSG White Paper. 2011. Available online: [http://www.cisco.com/web/about/ac79/docs/innov/IoT\\_IBSG\\_0411FINAL.pdf](http://www.cisco.com/web/about/ac79/docs/innov/IoT_IBSG_0411FINAL.pdf) (accessed on 4 November 2021).
2. Reinsel, D.; Gantz, J.; Rydning, J. The Digitization of the World from Edge to Core. IDC White Paper. 2018. Available online: <https://resources.moredirect.com/white-papers/idc-report-the-digitization-of-the-world-from-edge-to-core> (accessed on 4 November 2021).
3. Yun, D.Y.; Song, W.S.; Kim, T.W.; Kim, S.W.; Kim, S.W. Electrical stabilities and carrier transport mechanism of flexible organic bistable devices based on CdSe-InP core-shell nanoparticle/polystyrene nanocomposites. *Appl. Phys. Lett.* **2012**, *101*, 103305–103309. [[CrossRef](#)]
4. Wu, C.; Kim, T.W.; Choi, H.Y.; Strukov, D.B.; Yang, J.J. Flexible three-dimensional artificial synapse networks with correlated learning and trainable memory capability. *Nat. Commun.* **2017**, *8*, 752. [[CrossRef](#)] [[PubMed](#)]
5. Wong, H.-S.P.; Salahuddin, S. Memory leads the way to better computing. *Nat. Nanotechnol.* **2015**, *10*, 191–194. [[CrossRef](#)]
6. Yu, S. *Resistive Random Access Memory (RRAM) from Device to Array Architectures*; Morgan & Claypool: San Rafael, CA, USA, 2016.
7. Hu, J.-M.; Li, Z.; Chen, L.-Q.; Nan, C.-W. High-density magnetoresistive random access memory operating at ultralow voltage at room temperature. *Nat. Commun.* **2011**, *2*, 553. [[CrossRef](#)] [[PubMed](#)]
8. Salinga, M.; Kersting, B.; Ronneberger, I.; Jonnalagadda, V.P.; Vu, X.T.; Le Gallo, M.; Giannopoulos, I.; Cojocaru-Miréidin, O.; Mazzarello, R.; Sebastian, A. Monatomic phase change memory. *Nat. Mater.* **2018**, *17*, 681–686. [[CrossRef](#)]
9. Wong, H.S.; Lee, H.Y.; Yu, S.; Chen, Y.S.; Wu, Y.; Chen, P.S.; Lee, B.G.; Chen, F.T.; Tsai, M.J. Metal-oxide RRAM. *Proc. IEEE* **2012**, *100*, 1951–1970. [[CrossRef](#)]

10. Bousoulas, P.; Giannopoulos, I.; Asenov, P.; Karageorgiou, I.; Tsoukalas, D. Investigating the origins of high multilevel resistive switching in forming free Ti/TiO<sub>2</sub>-x-based memory devices through experiments and simulations. *J. Appl. Phys.* **2017**, *121*, 094501–094509. [[CrossRef](#)]
11. Seo, S.; Lee, M.-J.; Seo, D.H.; Jeoung, E.J.; Suh, D.-S.; Joung, Y.S.; Yoo, I.K.; Hwang, I.R.; Kim, S.H.; Byun, I.S.; et al. Reproducible resistance switching in polycrystalline NiO films. *Appl. Phys. Lett.* **2004**, *85*, 5655–5657. [[CrossRef](#)]
12. Choi, B.J.; Jeong, D.S.; Kim, S.K.; Rohde, C.; Choi, S.; Oh, J.H.; Kim, H.J.; Hwang, C.S.; Szot, K.; Waser, R.; et al. Resistive switching mechanism of TiO<sub>2</sub> thin films grown by atomic-layer deposition. *J. Appl. Phys.* **2005**, *98*, 033715–033724. [[CrossRef](#)]
13. Choi, J.-Y.; Lee, J.; Jeon, J.; Im, J.; Jang, J.; Jin, S.-W.; Joung, H.; Yu, H.-C.; Nam, K.-N.; Park, H.-J.; et al. High-performance non-volatile resistive switching memory based on a polyimide/graphene oxide nanocomposite. *Polym. Chem.* **2020**, *11*, 7685–7695. [[CrossRef](#)]
14. Lin, C.Y.; Wu, C.Y.; Wu, C.Y.; Tseng, T.Y. Modified resistive switching behavior of ZrO<sub>2</sub> memory films based on the interface layer formed by using Ti top electrode. *J. Appl. Phys.* **2007**, *102*, 094101–094105. [[CrossRef](#)]
15. Lee, H.Y.; Chen, P.S.; Wu, T.Y.; Chen, Y.S.; Wang, C.C.; Tzeng, P.J.; Lin, C.H.; Chen, F.; Lien, C.H.; Tasi, M.J. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO<sub>2</sub> based RRAM. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 14–17 December 2008; pp. 1–4.
16. Kang, B.-H.; Seo, J.-S.; Jeong, S.; Lee, J.; Han, C.-S.; Kim, D.-E.; Kim, K.-J.; Yeom, S.-H.; Kwon, D.-H.; Kim, H.-R.; et al. Highly efficient hybrid light-emitting device using complex of CdSe/ZnS quantum dots embedded in co-polymer as an active layer. *Opt. Express* **2010**, *18*, 18303–18311. [[CrossRef](#)]
17. Bang, J.H.; Kamat, P.V. CdSe Quantum Dot–Fullerene Hybrid Nanocomposite for Solar Energy Conversion: Electron Transfer and Photoelectrochemistry. *ACS Nano* **2011**, *5*, 9421–9427. [[CrossRef](#)]
18. Ooi, P.C.; Lin, J.; Kim, T.W.; Li, F. Indium-tin-oxide, free, flexible, nonvolatile memory devices based on graphene quantum dots sandwiched between polymethylsilsequioxane layers. *Org. Electron.* **2016**, *32*, 115–119. [[CrossRef](#)]
19. Kim, T.W.; Yang, Y.; Li, F.; Kwan, W.L. Electrical memory devices based on inorganic/organic nanocomposites. *NPG Asia Mater.* **2012**, *4*, 18–29. [[CrossRef](#)]
20. Lu, Z.; Klein, B.; Zunger, A. Thermodynamic instability of Ag/Au and Cu/Pd metal superlattices. *Superlattices Microstruct.* **1995**, *18*, 161–175. [[CrossRef](#)]
21. Peng, Z.A.; Peng, X. Nearly Monodisperse and Shape-Controlled CdSe Nanocrystals via Alternative Routes: Nucleation and Growth. *J. Am. Chem. Soc.* **2002**, *124*, 3343–3353. [[CrossRef](#)]
22. Kannan, V.; Rhee, J.K. Robust switching characteristics of CdSe/ZnS quantum dot non-volatile memory devices. *Phys. Chem. Chem. Phys.* **2013**, *15*, 12762–12766. [[CrossRef](#)] [[PubMed](#)]
23. Bok, H.; Wu, C.; Kim, T.W. Operating mechanism of highly-reproducible write-once-read-many-times memory devices based on graphene quantum dot:poly (methylsilsequioxane) nanocomposites. *Appl. Phys. Lett.* **2017**, *110*, 013301–013304. [[CrossRef](#)]
24. Yun, D.Y.; Park, H.M.; Kim, S.W.; Kim, S.W.; Kim, T.W. Enhancement of memory margins for stable organic bistable devices based on graphene-oxide layers due to embedded CuInS<sub>2</sub> quantum dots. *Carbon* **2014**, *75*, 244–248. [[CrossRef](#)]
25. Shim, J.H.; Jung, J.H.; Lee, M.H.; Kim, T.W.; Son, D.I.; Na Han, A.; Kim, S.W. Memory mechanisms of nonvolatile organic bistable devices based on colloidal CuInS<sub>2</sub>/ZnS core-shell quantum dot–Poly(N-vinylcarbazole) nanocomposites. *Org. Electron.* **2011**, *12*, 1566–1570. [[CrossRef](#)]
26. Kundu, S.; Halder, N.N.; Biswas, P.; Biswas, D.; Banerji, P.; Mukherjee, R.; Chakraborty, S. Charge storage properties of InP quantum dots in GaAs metal-oxide-semiconductor based nonvolatile flash memory devices. *Appl. Phys. Lett.* **2012**, *101*, 212108–212111. [[CrossRef](#)]
27. Kim, S.W.; Kwon, J.B.; Kim, N.R.; Lee, J.S.; Lee, S.W.; Kang, B.H.; Kim, J.S.; Xu, B.; Bae, J.H.; Kang, S.W. Stable hybrid organic/inorganic multiple-read quantum-dot memory device based on a PVK/QDs solution. *Appl. Surf. Sci.* **2019**, *481*, 25–32. [[CrossRef](#)]
28. Kim, S.-W.; Jung, I.-S.; Kang, B.-H.; Kwon, J.-B.; Lee, J.-S.; Lee, S.-W.; Kim, O.-S.; Kim, J.-S.; Bae, J.-H.; Kang, S.-W. Facile and One-step Processible CdSe/ZnS Quantum Dots and Pentacene-based Nonvolatile Memory Device. *J. Semicond. Technol. Sci.* **2018**, *18*, 180–186. [[CrossRef](#)]
29. Waser, R.; Aono, M. Nanoionics-based resistive switching memories. *Nat. Mater.* **2007**, *6*, 833–840. [[CrossRef](#)]
30. Bhattacharjee, S.; Das, J.; Sarkar, P.K.; Roy, A. Stable charge retention in graphene-MoS<sub>2</sub> assemblies for resistive switching effect in ultra-thin super-flexible organic memory devices. *Org. Electron.* **2018**, *58*, 145–152. [[CrossRef](#)]
31. Geller, M.; Marent, A.; Nowozin, T.; Bimberg, D.; AKÇAY, N.; Öncan, N. A write time of 6ns for quantum dot-based memory structures. *Appl. Phys. Lett.* **2008**, *92*, 092108–092110. [[CrossRef](#)]
32. Sung, S.; Wu, C.; Jung, H.S.; Kim, T.W. Highly-stable write-once-read-many-times switching behaviors of 1D–1R memristive devices based on graphene quantum dot nanocomposites. *Sci. Rep.* **2018**, *8*, 12081–12087. [[CrossRef](#)]
33. Chen, Z.; Zhang, Y.; Zhang, H.; Yu, Y.; Song, X.; Zhang, H.; Cao, M.; Che, Y.; Jin, L.; Li, Y.; et al. Low-voltage all-inorganic perovskite quantum dot transistor memory. *Appl. Phys. Lett.* **2018**, *112*, 212101–212105. [[CrossRef](#)]
34. Ooi, P.; Aw, K.; Razak, K.; Makhshin, S.R.; Gao, W. Effects of metal electrodes and dielectric thickness on non-volatile memory with embedded gold nanoparticles in polymethylsilsequioxane. *Microelectron. Eng.* **2012**, *98*, 74–79. [[CrossRef](#)]
35. Zhang, Y.; Zu, F.; Lee, S.-T.; Liao, L.; Zhao, N.; Sun, B. Heterojunction with Organic Thin Layers on Silicon for Record Efficiency Hybrid Solar Cells. *Adv. Energy Mater.* **2014**, *4*, 1300923–1300929. [[CrossRef](#)]

36. Erickson, A.S.; Kedem, N.K.; Haj-Yahia, A.E.; Cahen, D. Aluminum oxide–n-Si field effect inversion layer solar cells with organic top contact. *Appl. Phys. Lett.* **2012**, *101*, 233901–233919. [[CrossRef](#)]
37. Zhang, F.; Han, X.; Lee, S.-T.; Sun, B. Heterojunction with organic thin layer for three dimensional high performance hybrid solar cells. *J. Mater. Chem.* **2012**, *22*, 5362–5368. [[CrossRef](#)]
38. He, L.; Jiang, C.; Rusli, D.; Wang, H. Highly efficient Si-nanorods/organic hybrid core-sheath heterojunction solar cells. *Appl. Phys. Lett.* **2011**, *99*, 021104. [[CrossRef](#)]
39. Kim, J.-S.; Kang, B.-H.; Jeong, H.-M.; Kim, S.-W.; Xu, B.; Kang, S.-W. Quantum dot light emitting diodes using size-controlled ZnO NPs. *Curr. Appl. Phys.* **2018**, *18*, 681–685. [[CrossRef](#)]
40. Xu, B.; Sai-Anand, G.; Unni, G.E.; Jeong, H.-M.; Kim, J.-S.; Kim, S.-W.; Kwon, J.-B.; Bae, J.-H.; Kang, S.-W. Pyridine-based additive optimized P3HT:PC61BM nanomorphology for improved performance and stability in polymer solar cells. *Appl. Surf. Sci.* **2019**, *484*, 825–834. [[CrossRef](#)]
41. Bae, W.K.; Lim, J.; Lee, D.; Park, M.; Lee, H.; Kwak, J.; Char, K.; Lee, C.; Lee, S. R/G/B/Natural White Light Thin Colloidal Quantum Dot-Based Light-Emitting Devices. *Adv. Mater.* **2014**, *26*, 6387–6393. [[CrossRef](#)]
42. Zhang, H.; Su, Q.; Chen, S. Quantum-dot and organic hybrid tandem light-emitting diodes with multi-functionality of full-color-tunability and white-light-emission. *Nat. Commun.* **2020**, *11*, 2826–2833. [[CrossRef](#)] [[PubMed](#)]
43. Kang, B.-H.; Lee, J.-S.; Lee, S.-W.; Kim, S.-W.; Lee, J.-W.; Gopalan, S.; Park, J.-S.; Kwon, D.-H.; Bae, J.-H.; Kim, H.-R.; et al. Efficient exciton generation in atomic passivated CdSe/ZnS quantum dots light-emitting devices. *Sci. Rep.* **2016**, *6*, 34659. [[CrossRef](#)]
44. Kumaresan, N.; Ramamurthi, K.; Babu, R.R.; Sethuraman, K.; Babu, S.M. Hydrothermally grown ZnO nanoparticles for effective photocatalytic activity. *Appl. Surf. Sci.* **2017**, *418*, 138–146. [[CrossRef](#)]
45. Kannan, V.; Chae, Y.S.; Ramana, C.V.V.; Ko, D.-S.; Rhee, J.K. All-inorganic spin-cast quantum dot based bipolar nonvolatile resistive memory. *J. Appl. Phys.* **2011**, *109*, 086103–086105. [[CrossRef](#)]
46. Lee, J.-S.; Kang, B.-H.; Kim, S.-W.; Kwon, J.-B.; Kim, O.-S.; Byun, Y.T.; Kwon, D.-H.; Bae, J.-H.; Kang, S.-W. Al atomistic surface modulation on colloidal gradient quantum dots for high-brightness and stable light-emitting devices. *Sci. Rep.* **2019**, *9*, 1–9.
47. Kannan, V.; Rhee, J.K. A solution processed nonvolatile resistive memory device with Ti/CdSe quantum/Ti-TiO<sub>x</sub>/CdSe quantum dot/indium tin-oxide structure. *J. Appl. Phys.* **2011**, *110*, 074505–074508. [[CrossRef](#)]
48. Gao, Y.; Zhang, Q.; Gao, Q.; Tian, Y.; Zhou, W.; Zheng, L.; Zhang, S. Synthesis of high quality CdSe quantum dots through a mild solution-phase synthetic route. *Mater. Chem. Phys.* **2009**, *115*, 724–727. [[CrossRef](#)]
49. Kim, N.-R.; Kim, S.-W.; Bae, J.-H.; Kang, S.-W. Multi-level resistive write-once-read-many memory device based on CdSe/ZnS quantum dots and ZnO nanoparticles. *Thin Solid Films* **2020**, *709*, 138120–138129. [[CrossRef](#)]
50. Meulenkamp, E.A. Synthesis and Growth of ZnO Nanoparticles. *J. Phys. Chem. B* **1998**, *102*, 5566–5572. [[CrossRef](#)]
51. Musić, S.; Šarić, A. Formation of hollow ZnO particles by simple hydrolysis of zinc acetylacetonate. *Ceram. Int.* **2012**, *38*, 6047–6052. [[CrossRef](#)]