

Article

Neuro-Transistor Based on UV-Treated Charge Trapping in MoTe₂ for Artificial Synaptic Features

Shania Rehman^{1,†}, Muhammad Farooq Khan^{1,*,†}, Mehr Khalid Rahmani², Honggyun Kim¹, Harshada Patil^{1,3}, Sobia Ali Khan², Moon Hee Kang² and Deok-kee Kim^{1,3,*}

- ¹ Department of Electrical Engineering, Sejong University, 209 Neungdong-ro, Gwangjin-gu, Seoul 05006, Korea; shania.rehman19@gmail.com (S.R.); khgking11@naver.com (H.K.); Harshadapatil.nanotech@gmail.com (H.P.)
- ² School of electronics Engineering, Chungbuk National University, Cheongju 28644, Korea; Mehrkhalid.2nd@gmail.com (M.K.R.); Sobiaali717@gmail.com (S.A.K.); moonhee@chungbuk.ac.kr (M.H.K.)
- ³ Department of Convergence Engineering for Intelligent Drone, Sejong University, Seoul 05006, Korea
- * Correspondence: mfk@sejong.ac.kr (M.F.K.); deokkeekim@sejong.ac.kr (D.-k.K.)
- + These authors contributed equally to this work.

Received: 4 November 2020; Accepted: 21 November 2020; Published: 24 November 2020



Abstract: The diversity of brain functions depend on the release of neurotransmitters in chemical synapses. The back gated three terminal field effect transistors (FETs) are auspicious candidates for the emulation of biological functions to recognize the proficient neuromorphic computing systems. In order to encourage the hysteresis loops, we treated the bottom side of MoTe₂ flake with deep ultraviolet light in ambient conditions. Here, we modulate the short-term and long-term memory effects due to the trapping and de-trapping of electron events in few layers of a MoTe₂ transistor. However, MoTe₂ FETs are investigated to reveal the time constants of electron trapping/de-trapping while applying the gate-voltage pulses. Our devices exploit the hysteresis effect in the transfer curves of MoTe₂ FETs to explore the excitatory/inhibitory post-synaptic currents (EPSC/IPSC), long-term potentiation (LTP), long-term depression (LTD), spike timing/amplitude-dependent plasticity (STDP/SADP), and paired pulse facilitation (PPF). Further, the time constants for potentiation and depression is found to be 0.6 and 0.9 s, respectively which seems plausible for biological synapses. In addition, the change of synaptic weight in MoTe₂ conductance is found to be 41% at negative gate pulse and 38% for positive gate pulse, respectively. Our findings can provide an essential role in the advancement of smart neuromorphic electronics.

Keywords: MoTe₂ transistor; chemical synapse; neuromorphic; charge trapping and artificial synaptic

1. Introduction

Various attempts have been made to emulate the key functions of biological neurons in artificial intelligence and neuromorphic electronic devices for the next generation [1–4]. In a complementary metal–oxide–semiconductor (MOS) transistor, the von-Neumann architecture is insufficient to control the conventional constraints of computational difficulty and associated power consumptions [5]. Meanwhile, recent neuromorphic technology faces the challenges of high circuitry complexity, low efficiency, and difficulties of low-dimensional size of devices. However, recent developments in imaging techniques have led to the discovery of several significant and important details about information processing inside the human nervous systems which is precisely considered in electronic devices to develop more genuine and proficient human brain-inspired machine interfaces [6]. The scientists and physicians are encouraged to diagnose and treat various brain diseases and disorders by using these artificial machines. The main purpose of neuromorphic engineering and the human-brain



scheme is to realize the function of brain which manages billions ($\sim 10^{11}$) of information processing units connected through trillions ($\sim 10^{15}$) of synapses. Neurons and synapses are basic units of brain memory and information processing which emulate neuromorphic responses via nano-electronic devices to achieve the objectives of machine learning, robust computational development, and short-term and long-term plasticity. It can also be helpful to design the artificial sensory systems which demonstrate the growth and advancement of diseases and disorders and likely effects of drugs, and autonomous and intelligent robots that will ultimately simplify difficult surgical techniques. To emulate the analog computing arrangement of one synapse, at least 10 complementary MOS transistors are justified [7]. Considering these architectures demand strongly interlinked elements, the scalability of these systems becomes a primary challenge [8]. Furthermore, compacting with the aforementioned issue, a large amount of power (>1000 W) is utilized by such platforms to execute tasks that the human brain completes with <4 W [9]. Therefore, this emphasizes the urgent demand to reveal the electronic devices that can mimic the synaptic or neuronal response which are attuned with the human brain. It is evident that the information collected through different human body parts/organs transform into electrical impulses. Later, these impulses are coped and processed by release of neurotransmitters inside the human brain, an intricate network of neurons [10]. Thereafter, the decisive results of the neural information processing is categorized into sort-term action (logic operation) and long-term changes (memory storage) [11]. Intentionally, it can be associated with two different mechanisms having different time constants in order to mimic both the short-term and long-term plasticity of the human brain [12,13]. However, the time constant for logic operation is principally controlled by the transit time of charge carriers (electrons/holes) from the source to the drain of FETs. The transit time of carriers is critical to determine the memory retention which mainly depends upon the conductance of channel material (MoTe₂), charging and dis-charging of carriers and gate oxide. Several techniques have been adopted to mimic the neuromorphic transmission and human behavior in artificial devices. As such, transistors, memristors, and other devices are being used for this purpose and bi-state spin valve junctions could be the best choice for computing purposes [14–19]. Although the two-terminal devices have commendably demonstrated the synaptic systems with a facile rout of fabrication, they face some issues when performing weight training and signal transmission [20–22].

To account for these issues, the three-terminal devices like FETs have been introduced to mimic the synapse called "synaptic transistor". Numerous oxide materials, carbon nanotubes, nanoparticles, and ferroelectrics have been investigated to emulate the neural electronics [23–26]. Recently, promising two-dimensional (2D) transition metal dichalcogenides (TMDCs) have shown a huge potential to be utilized in synaptic transistors and in a recent study a 2D-TMDCs disulphide group (MoS₂ and ReS₂) was adopted for neuromorphic computing [27,28]. However, less attention has been paid to the telliride (Te) group of 2D-TMDCs. Generally, for neuromorphic transistors researchers use special high-k dielectrics (HfO₂, Al₂O₃ and TaO_x) substrates for charge trapping purpose. However, we used simple Si/SiO₂ substrates and subsequently the 2D material (MoTe₂) is treated with UV in air to enhance the trapping mechanism. Our technique is proposed to be easy and novel for electron trapping in neuro-transistors.

2. Materials and Methods

First, we made large patterns on p⁺⁺-Si/SiO₂ substrates by photolithography and deposited Cr/Au (5/30 nm) by thermal evaporation to obtain big patterns. Initially, MoTe₂ flaks were exfoliated in on scotch tape and transferred on polydimethylsiloxane (PDMS) stamp. Later, on PDMS MoTe₂ was treated with DUV for 10 sec in ambient condition to encourage trapping states and finally transferred on SiO₂ substrates with the help of a micromanipulator. At this moment, the treated side of MoTe₂ was coincided with SiO₂. Subsequently, using electron beam lithography, EL-9 and PMMA were spin-coated on the devices to make fine source and drain terminals. Lastly, Cr/Au, 7/80 nm, were deposited in thermal evaporation chamber and the lift-off was completed in acetone/methanol. Electrical measurements were performed by using Keithley-2400 (Keithley Instruments Inc., Solon, OH, USA) and Picoammeter

Keithley-6485 (Keithley Instruments Inc., Solon, OH, USA). The pulsed measurements were performed using the Keithley-4200 (Keithley Instruments Inc., Solon, OH, USA) semiconductor characterization system (SCS) with additional pulse measurement units (PMU). The Raman spectrum was acquired using a Renishaw microspectrometer (Renishaw plc., Wotton-under-Edge, UK) with a laser excitation wavelength of 514 nm. Moreover, DUV light of 220 nm was used with an optical power of 11 mW cm⁻².

3. Results and Discussion

The schematic representation and final optical microscope image of MoTe₂ field effect transistor (FET) are demonstrated in Figure 1a,b, respectively. The MoTe₂ transistor is supposed to replicate the neuro-biological dynamics in a chemical synapse. In Figure 1b, the MoTe₂ flake is transferred on a SiO_2 substrate and the Cr/Au electrodes are deposited by thermal evaporation. Further detailed information is given in the experimental section. Raman spectroscopy is the best tool to characterize the band and crystal structure of materials. In Figure 1c, we showed the Raman spectrum of MoTe₂ which demonstrated the few frequency modes at different positions. We characterized Raman spectroscopy MoTe₂ with laser light having wavelength of 514 nm. The power intensity of laser light is kept at 1 mW/cm². Thereby, three modes are observed, namely, A_{1g} , E_{2g}^{1} and B_{2g}^{1} at ~174.6 cm⁻¹, ~235.9 cm⁻¹, and ~291.2 cm⁻¹, respectively. Thus, our results are almost consistent with previous reports and confirmed that MoTe₂ flake is multilayer in thickness [29]. For further confirmation we performed the atomic force microscopy (AFM) and investigate the exact thickness (~15 nm) of MoTe₂ flake. The AFM image and height profile of the flake is shown in Figure S1a,b. The synapses have a fundamental role in the propagation of information in the central nervous system. In this type of structures, plasma membrane of the presynaptic neuron (signal-carrying neuron) comes very close to the plasma membrane of the postsynaptic neuron (target neuron). The schematic presentation of synaptic response where release and absorption of neurotransmitter are controlled by action potentials is shown in Figure 1d.



Figure 1. (a) The schematic illustration of MoTe₂ three terminal field effect transistors (FET) where charge trapping and de-trapping dynamics at atomically thin channel 2D material/SiO₂ interface. (b) The final optical microscope image of $MoTe_2$ FET with Cr/Au electrodes. (c) Raman spectroscopy of few layer MoTe₂. (d) Presentation of a biological synapse where action potentials control the release and absorption of neurotransmitters.

We performed our all electrical measurements in ambient conditions where the drain current acts as the EPSC, which is supposed to be the device conductance as a function of time. Moreover, the preand post-synaptic pulses have been applied to the back-gate terminal (p-Si/SiO₂) and the MoTe₂ channel with the trapped states behaves as an analog to the synaptic fluid where neurotransmitters are released and absorbed. However, in Figure 2a we measured the transfer characteristics of MoTe₂ transistor in forward and revers sweep from -35 V to +35 V and then from +35 V to -35 V. Here, we found n-type semiconductor by fixing V_{ds} = 500 mV owing gate voltage gap size near 1 V. It is evident from Figure 2a that we observed a promising hysteresis loop in transfer characteristics at 0 ms holding/delay time of the gate sweep, which is commonly attributed to the donor like trap/defect states formed at MoTe₂/SiO₂ interface and also due to top surface adsorbents/water dipoles on MoTe₂ [30,31]. Also, as we increased the holding/delay time in transfer characteristics the size of hysteresis loop becomes large, as shown in Figure 2a. It is noted in a previous report that at short delay time, the charges are trapped only in shallow levels and the hysteresis is found to be minor. However, after increasing the delay time, the charges start being trapped in deep levels due to which a large number of electrons are trapped in both the shallow and deep levels. Therefore, the hysteresis loop become significant at large delay time [32]. We proposed that by increasing the delay time, we may improve the effect of trapping states

$$\mu = \frac{L}{WC_g V_{ds}} \frac{dI_{ds}}{dV_g} \tag{1}$$

where dI_{ds}/dV_g is the slope of the transfer curve in the linear region, C_g is the gate capacitance (~115 aF μ m⁻²) of Si/SiO₂ substrates V_{ds} is the drain voltage, L is the channel length, and W is the width. In Figure 2b, the mobility is decreased from (6.9, 5.5, 4.8 and 4.2 cm⁻²/Vs) as the delay time of gate sweep is increased from (0, 100, 300, and 500 ms) which endorsed the enhanced influence of trapping states with increased delay time. To estimate the equivalent trap density (NTrap) at the MoTe₂/SiO₂ interface the following Equation (2) is used:

on charge carries. Therefore, to see in depth we calculate the mobility of MoTe₂ transistor at different holding/delay times. The mobility of MoTe₂ device is obtained using the following Equation (1):

$$N(Trap) = C_g[V_{th}(Forward) - V_{th}(Reverse)]/q$$
(2)

where $C_g = ~115 \text{ aF } \mu \text{m}^{-2}$ is the gate capacitance of back gate, V_{th} is the threshold voltage (Forward and Reverse) and q is the electric charge. The N_{Trap} of n-FET based MoTe₂ is 1.07×10^{12} , 1.2×10^{12} , 1.5×10^{12} and $1.95 \times 10^{12} \text{ cm}^{-2}$ for 0, 100, 300, and 500 ms holding time by gate weep as shown in Figure 2c. To get additional understanding into the charge trapping mechanism, the hysteresis loops of the transistor are also measured at different back gate sweeping ranges (-35 V to +35 V, -25 V to +25 V and -15 V to +15 V) as shown in Figure S2a (Supplementary Information). The variation in the hysteresis loops at different sweep rates designates the existence of slow charge trapping and de-trapping of the charge carriers in the MoTe₂ or SiO₂. Also, we demonstrated the effect of UV on the bottom side of MoTe₂ flake by measuring the transfer curves of FET. We can see in Figure 2d that the hysteresis loop becomes large compared to the pristine one. In the pristine device the hysteresis loop is $\Delta V = ~5 \text{ V}$ but after UV treatment the loop is improved to $\Delta V = ~15 \text{ V}$.



Figure 2. (a) Transfer characteristics of the MoTe₂ FET having hysteresis loops at different delay times. (b) Mobility as a function of the delay time of MoTe₂ FET. (c) Delay time dependent effective trap states density of MoTe₂/SiO₂ FET. (d) The transfer curves before and after UV treatment (10 s) of MoTe₂/SiO₂ FET.

To explain further, the trapping and de-trapping of the charge carriers are demonstrated by the energy band diagram as shown in Figure 3. According to Figure 3a when the applied back gate voltage is negative ($V_g > 0$, off state), the induced electric field in SiO₂ (dielectric) will encourage the trapped electrons to be released from trapped states into the n-semiconductor MoTe₂ channel and produce a large current density, and as a result the conductivity of MoTe₂, will be enhanced. On the other hand, in Figure 3b, if we applied positive pulse of back gate voltage ($V_g < 0$, on state), then the induced electrical field will deplete the electrons from the MoTe₂, thereby reducing the channel conductivity of MoTe₂. This situation give rise to the shift in threshold voltage of the transistor, which is consistent with the previous report [28]. The variation of channel conductivity can be interlinked with the synaptic plasticity of neurons. Our work is mainly based on the trapping and de-trapping of charge carriers in MoTe₂ FETs where we need to examine their behavior to emulate the human synaptic functions and learning rules like LTP/LTD and various learning mechanisms such as SADP and STDP. These activities of neuromorphic function are based on different single, double, and successive positive and negative back gat pulses. Therefore, the back gate behaves like the pre-synaptic terminal and controls the conductance of the MoTe₂, which acts like a synapse.



Figure 3. Schematic band diagram of MoTe₂ FET with trapped states at the MoTe₂/SiO₂ interface. (a) When negative gate is applied. (b) When positive gate is applied.

Subsequently, the drain acts as the post-synaptic terminal. Hence, the hysteresis effect in the transfer characteristics of the MoTe₂ transistors is used to mimic the vibrant plasticity. Also, we can control the gate pulses to trap and de-trap the electrons from the MoTe₂ and modify the channel conductance to describe the EPSC. As given in Figure 4a, a significant change is observed in the threshold voltage of MoTe₂ transistor before and after applying a train of 50 pulses to the back-gate terminal. The amplitude and width of the pulse are -15 V and 300 ms, respectively, for potentiation (red). In addition, to recover the initial position of the threshold voltage, a train of 50 pulses are applied with same width and amplitude in opposite polarity +10 V to get a depression (black). However, this kind of measurement, when the pulse is applied to the gate terminal, can control the different repeated and reversible conductance states of MoTe₂. Moreover, when a single voltage pulse (single spike response) is given the synapse can be either excitatory (negative gate pulse) or inhibitory (positive gate pulse) in nature. Nevertheless, it depends upon the tendency of increments in the post-synaptic current to threshold or decrement in the post-synaptic current away from the threshold. For only single gate voltage pulse, we give the height of gate pulse is -8 V by keeping the pulse width of 25 ms at 500 mV bias voltage. At this moment, the EPSC current reaches up to ~15 μ A and then gradually comes back to the original position after the pulse ends, as shown in Figure 4b. The increase of EPSC current in MoTe₂ channel is due to the release of trapped electrons into the MoTe₂ channel from trapping states in the SiO₂/MoTe₂ interface. Here, the amplitude of the PSC triggered by the presynaptic spike is related to the synaptic strength/weight in the biological synapse. Similarly, when a positive gate voltage pulse is applied with height pulse = +8 V reduces the IPSC current reduced to $\sim -17 \,\mu$ A, attributed to the injected electrons from MoTe₂ channel to the SiO₂/MoTe₂ interface which can emulate the IPSC behavior of biological synapse, as shown in Figure 4c.



Figure 4. (a) Change in the threshold voltage of MoTe₂ FET after 50 consecutive pulses to the gate terminal. (b) The excitatory post-synaptic current (EPSC) changes in MoTe₂ synaptic transistor at negative gate pulse. (c) The inhibitory post-synaptic current (IPSC) changes in the MoTe₂ synaptic transistor at positive gate pulse. (d) The application of negative and positive voltage pulses (V = -4 V and +4 V) demonstrating exponential trend in PSC, showing long-term depression (LTD) and long-term potentiation (LTP) processes, respectively.

The merit features of synaptic plasticity are that of long-term potentiation (LTP) and long-term depression (LTD). These features can play essential role in the information processing of the biological nervous system [33,34]. In neuro-electronic synapse, LTP and LTD can be mimicked by using multiple pulses (spikes) of high frequency and in this way the synaptic transmission can be increased or decreased, respectively as shown in Figure S2b,c. Here, a train of 80 gate voltage pulses are given to the gate as pre-synaptic input for the investigation of drain current (post- synaptic current). It is found that a positive gate pulse heights (+5, +10 and +15 V) and a negative gate pulse height (-5, -10 and -15 V)generate negative and positive exponential changes in post-synaptic current, respectively, which indicate the LTP and LTD actions of a synapse. Further, the time constants for potentiation (at $V_g = -4 V$) and depression (at $V_g = +4 V$) responses are calculated from the experimental data which is found to be 2.9 and 2.7 s, respectively, as shown in Figure 4d. The conductance variation of MoTe₂ channel is asymmetric with sudden increase and decrease in early potentiation and depression spikes and then it became saturated. We have also investigated the post-synaptic current by applying the different heights of gate voltage pulses, thereby the post-synaptic current experiences an increase/decrease in the channel conductance of MoTe₂ with an increase/decrease in the gate height pulse, respectively, as shown in Figure 5a. Figure 5a describes the emulation of spike amplitude-dependent (SADP) of the biological synapse, since when the height applied gate voltage increases, more trapping states become activated and start to trap more electrons at the interface. The STDP in neuromorphic systems is another important function for the learning and memory process of a human brain. Thus, by increasing the time between two consecutive action potentials of pre-synaptic and post-synaptic spikes, the synaptic weight strength between two neurons can be changed [35]. Therefore, in our work the transistors mimicked the indirect STDP with a 41% change in MoTe₂ channel conductance for negative gate pulse ($V_g = -4 V$) and a 38% change for positive gate pulse ($V_g = +4 V$), as shown in Figure 5b. Hence, this change is attained by paired gate pulses with a specific time period interval [36]. It is also important to note that as Δt increases, the change in channel conductance of MoTe₂ become saturated because trapped electrons take a lot of time to be de-trapped. We studied the time constants for potentiation and depression pulses, which are 0.6 and 0.9 s, respectively, which seems plausible with the response times of biological synapses [35]. The time constant of relaxation for the potentiation and depression pulses are estimated by an exponential fit to the STDP data by using the following Equation (3):

$$\Delta W \alpha \begin{cases} \exp\left(-\frac{\Delta t}{\tau_{+}}\right), \text{ if } \Delta t \ge 0\\ -\exp\left(\frac{\Delta t}{\tau_{-}}\right), \text{ if } \Delta t \le 0 \end{cases}$$
(3)

Furthermore, we observed the effect of double spike response of the MoTe₂ synaptic transistor through the application of pair pre-synaptic pulses on the gate terminal. The paired pulsed facilitation/depression (PPF/PPD) is analog short-term synaptic plasticity, which is important to elaborate the time-based information in auditory or visual signals [37].



Figure 5. (a) Post-synaptic current vs. pulse number at different gate voltage pulse height, mimicking spiking amplitude-dependent plasticity. (b) The change in synaptic weight as a function of the time interval (Δ t) between paired gate pulses of +4 and -4 V. (c) The change in EPSC after the application of two closely spaced pulses are applied to the gate terminal. (d) Quantification of STP using pulse paired facilitation measurements. Paired pulse facilitation (PPF) index designates the % change in the PSC due to the second pulse.

Therefore, EPSC or IPSC response can be observed at drain when two consecutive pre-synaptic spikes are applied to the gate terminal. As such, the enhancement or depression of PSC will occur because the back diffusion of the electron is not completed before the arrival of the second gate pulse. Thus, the post-synaptic current due to second pulse is lower than the first gate pulse. Substantially, as time increases the change in MoTe₂ conductance is reduced due to the second pulse A₂ or becomes equal to the first pulse A₁ for higher time interval as shown in Figure 5c. Hereafter, we describe the PPF index as:

$$[(A_2 - A_1)/A1] \times 100(\%) \tag{4}$$

Here, we have plotted the PPF index (%) versus interval from a positive gate voltage ($V_g = 4 V$) and pulse width = 25 ms) as shown in Figure 5d. Therefore, it is found that as we increased the time interval (Δt) between the pair of applied gate pulses the A₂/A₁ (PPF ratio) decreased. It is fitted by the exponential relation:

$$PPF = -1 - A_1 e^{\frac{\Delta t}{\tau_1}}$$
(5)

where A_1 is the initial facilitation value and τ_1 is the time relaxation of the phase. The calculation of the plasticity, PPF and STDP related time constants of relaxation can be used to initiate circuit level simulations for spiking neural networks. The ability of electrons trapping/de-trapping at interface can open a new avenues in future neuromorphic applications.

4. Conclusions

In summary, we demonstrated the tailoring of hysteresis loops in n-type MoTe₂ FETs to emulate the biological synapses. We investigated that by modulating the amplitude and polarity of gate voltage pulses, we can precisely capture the excitatory or inhibitory nature of neurotransmitter. The trapping and de-trapping of electron from trapping states, formed at SiO₂/MoTe₂ interface, exhibit relaxation time constants and allow for the emulation of both STP and LTP which is an essential characteristic of learning and memory in biological synapses. In addition, we discussed the STDP, PFF, potentiation, and depression to replicate the human brain for advanced neuromorphic computing. The use of 2D MoTe₂ as channel material on SiO₂ substrate is a next-generation semiconducting material which offers outstanding device dimensions down to a single atomic thickness with diverse synaptic applications.

Supplementary Materials: Supplementary materials can be found at http://www.mdpi.com/2079-4991/10/12/2326/s1.

Author Contributions: S.R. and M.F.K. conceived and designed the experiments; M.F.K., M.K.R., H.P. and S.A.K. performed the experiments and analyzed the data; S.R., M.F.K. and H.K. choose the material and fabricated the devices; S.R., M.F.K., D.-k.K. and M.H.K. helped to write and review the manuscript. All authors have read and agree to the published version of the manuscript.

Funding: This research received no external funding.

Acknowledgments: This research was supported by National Research Foundation of Korea (NRF), ICT (2020R1G1A1012022). This work is also supported by non-tenure track new faculty research fund (2020–2021) by Sejong University. This research was also supported by the MOTIE (Ministry of Trade, Industry & Energy (10080581, 20010574) and KSRC (Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Indiveri, G.; Douglas, R. Neuromorphic vision sensors. *Science* 2000, 288, 1189–1190. [CrossRef]
- Chen, S.; Lou, Z.; Chen, D.; Shen, G. An artificial flexible visual memory system based on an UV-motivated Memristor. *Adv. Mater.* 2018, *30*, 1705400. [CrossRef]
- 3. Lee, G.J.; Choi, C.; Kim, D.H.; Song, Y.M. Bioinspired artificial eyes: Optic components, digital cameras, and visual prostheses. *Adv. Funct. Mater.* **2018**, *28*, 1705202. [CrossRef]

- Sun, J.; Oh, S.; Choi, Y.; Seo, S.; Oh, M.J.; Lee, M.; Lee, W.B.; Yoo, P.J.; Cho, J.H.; Park, J.H. Optoelectronic Synapse Based on IGZO-Alkylated Graphene Oxide Hybrid Structure. *Adv. Funct. Mater.* 2018, 28, 1804397. [CrossRef]
- 5. Taur, Y.; Buchanan, D.A.; Chen, W.; Frank, D.J.; Ismail, K.E.; Lo, S.-H.; Sai-Halasz, G.A.; Viswanathan, R.G.; Wann, H.-J.; Wind, S.J. CMOS scaling into the nanometer regime. *Proc. IEEE* **1997**, *85*, 486–504. [CrossRef]
- 6. Brooks, R.A. Intelligence without representation. *Artif. Intell.* **1991**, 47, 139–159. [CrossRef]
- Chicca, E.; Badoni, D.; Dante, V.; D'Andreagiovanni, M.; Salina, G.; Carota, L.; Fusi, S.; Del Giudice, P. A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory. *IEEE Trans. Neural Netw.* 2003, 14, 1297–1307. [CrossRef]
- 8. Indiveri, G.; Liu, S.-C. Memory and information processing in neuromorphic systems. *Proc. IEEE* **2015**, *103*, 1379–1397. [CrossRef]
- 9. Silver, D.; Huang, A.; Maddison, C.J.; Guez, A.; Sifre, L.; Van Den Driessche, G.; Schrittwieser, J.; Antonoglou, I.; Panneershelvam, V.; Lanctot, M. Mastering the game of Go with deep neural networks and tree search. *Nature* **2016**, *529*, 484–489. [CrossRef]
- 10. Striedter, G.F. Neurobiology: A Functional Approach; Oxford University Press: Oxford, UK, 2016.
- 11. Gerstner, W.; Kistler, W.M.; Naud, R.; Paninski, L. *Neuronal Dynamics: From Single Neurons to Networks and Models of Cognition*; Cambridge University Press: Cambridge, UK, 2014.
- 12. Nestler, E.J. Molecular basis of long-term plasticity underlying addiction. *Nat. Rev. Neurosci.* **2001**, *2*, 119–128. [CrossRef]
- 13. Zucker, R.S.; Regehr, W.G. Short-term synaptic plasticity. *Annu. Rev. Physiol.* **2002**, *64*, 355–405. [CrossRef] [PubMed]
- 14. Bhattacharjee, S.; Wigchering, R.; Manning, H.G.; Boland, J.J.; Hurley, P.K. Emulating synaptic response in n-and p-channel MoS 2 transistors by utilizing charge trapping dynamics. *Sci. Rep.* **2020**, *10*, 1–8. [CrossRef] [PubMed]
- Xiao, Z.; Huang, J. Energy-efficient hybrid perovskite memristors and synaptic devices. *Adv. Electron. Mater.* 2016, 2, 1600100. [CrossRef]
- Rehman, S.; Kim, H.; Khan, M.F.; Hur, J.-H.; Eom, J.; Kim, D.-K. Tunable resistive switching of vertical ReSe2/graphene hetero-structure enabled by Schottky barrier height and DUV light. *J. Alloys Compd.* 2020, 855, 157310. [CrossRef]
- Khan, M.F.; Ahmed, F.; Rehman, S.; Akhtar, I.; Rehman, M.A.; Shinde, P.A.; Khan, K.; Kim, D.-K.; Eom, J.; Lipsanen, H. High performance complementary WS2 devices with hybrid Gr/Ni contacts. *Nanoscale* 2020. [CrossRef] [PubMed]
- Khan, M.F.; Rehman, S.; Rehman, M.A.; Sagar, R.U.R.; Kim, D.-K.; Khalil, H.W.; Shinde, P.A.; ul Hassan, N.; Sharma, P.R.; Eom, J. Multi-heterostructured spin-valve junction of vertical FLG/MoSe. *APL Mater.* 2020, *8*, 071104. [CrossRef]
- Khan, M.F.; Rehman, S.; Rehman, M.A.; Basit, M.A.; Kim, D.-K.; Ahmed, F.; Khalil, H.W.; Akhtar, I.; Jun, S.C. Modulation of Magnetoresistance Polarity in BLG/SL-MoSe 2 Heterostacks. *Nanoscale Res. Lett.* 2020, 15, 1–8. [CrossRef]
- 20. Lee, C.; Lee, J.; Kim, M.; Woo, J.; Koo, S.-M.; Oh, J.-M.; Lee, D. Two-terminal structured synaptic device using ionic electrochemical reaction mechanism for neuromorphic system. *IEEE Electron Device Lett.* **2019**, 40, 546–549. [CrossRef]
- 21. Ryu, H.; Kim, S. Pseudo-Interface Switching of a Two-Terminal TaOx/HfO2 Synaptic Device for Neuromorphic Applications. *Nanomaterials* **2020**, *10*, 1550. [CrossRef]
- 22. Rahmani, M.K.; Kim, M.-H.; Hussain, F.; Abbas, Y.; Ismail, M.; Hong, K.; Mahata, C.; Choi, C.; Park, B.-G.; Kim, S. Memristive and Synaptic Characteristics of Nitride-Based Heterostructures on Si Substrate. *Nanomaterials* **2020**, *10*, 994. [CrossRef]
- 23. Du, C.; Ma, W.; Chang, T.; Sheridan, P.; Lu, W.D. Biorealistic implementation of synaptic functions with oxide memristors through internal ionic dynamics. *Adv. Funct. Mater.* **2015**, *25*, 4290–4299. [CrossRef]
- 24. Kim, K.; Chen, C.L.; Truong, Q.; Shen, A.M.; Chen, Y. A carbon nanotube synapse with dynamic logic and learning. *Adv. Mater.* **2013**, *25*, 1693–1698. [CrossRef] [PubMed]
- 25. Stephan, M.T.; Stephan, S.B.; Bak, P.; Chen, J.; Irvine, D.J. Synapse-directed delivery of immunomodulators using T-cell-conjugated nanoparticles. *Biomaterials* **2012**, *33*, 5776–5787. [CrossRef] [PubMed]

- Oh, S.; Kim, T.; Kwak, M.; Song, J.; Woo, J.; Jeon, S.; Yoo, I.K.; Hwang, H. HfZrO x-based ferroelectric synapse device with 32 levels of conductance states for neuromorphic applications. *IEEE Electron Device Lett.* 2017, 38, 732–735. [CrossRef]
- Li, S.; Li, B.; Feng, X.; Chen, L.; Li, Y.; Huang, L.; Gong, X.; Fong, X.; Ang, K.-W. Gradual Resistive Switching in Electron Beam Irradiated ReS 2 Transistor and its Application as Electronic Synapse. In Proceedings of the 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Hsinchu, Taiwan, 10–13 August 2020; pp. 157–158.
- Arnold, A.J.; Razavieh, A.; Nasr, J.R.; Schulman, D.S.; Eichfeld, C.M.; Das, S. Mimicking neurotransmitter release in chemical synapses via hysteresis engineering in MoS₂ transistors. *ACS Nano* 2017, *11*, 3110–3118. [CrossRef]
- 29. Aftab, S.; Khan, M.F.; Gautam, P.; Noh, H.; Eom, J. MoTe₂ van der Waals homojunction p-n diode with low resistive metal contacts. *Nanoscale* **2019**, *11*, 9518. [CrossRef]
- 30. Koo, J.B.; Ku, C.H.; Lim, S.C.; Kim, S.H.; Lee, J.H. Hysteresis and threshold voltage shift of pentacene thin-film transistors and inverters with Al₂O₃ gate dielectric. *Appl. Phys. Lett.* **2007**, *90*, 133503. [CrossRef]
- Khan, M.F.; Nazir, G.; Lermolenko, V.M.; Eom, J. Electrical and photo-electrical properties of MoS₂ nanosheets with and without an Al₂O₃ capping layer under various environmental conditions. *Sci. Technol. Adv. Mater.* 2016, *17*, 166–176. [CrossRef]
- Illarionov, Y.Y.; Waltl, M.; Rzepa, G.; Knobloch, T.; Kim, J.-S.; Akinwande, D.; Grasser, T. Highly-stable black phosphorus field-effect transistors with low density of oxide traps. *npj 2D Mater. Appl.* 2017, 1, 1–7. [CrossRef]
- Kullmann, D.M.; Lamsa, K.P. Long-term synaptic plasticity in hippocampal interneurons. *Nat. Rev. Neurosci.* 2007, *8*, 687–699. [CrossRef]
- 34. Wan, X.; Yang, Y.; Feng, P.; Shi, Y.; Wan, Q. Short-term plasticity and synaptic filtering emulated in electrolyte-gated IGZO transistors. *IEEE Electron Device Lett.* **2016**, *37*, 299–302. [CrossRef]
- 35. Dan, Y.; Poo, M.-M. Spike timing-dependent plasticity: From synapse to perception. *Physiol. Rev.* **2006**, *86*, 1033–1048. [CrossRef] [PubMed]
- 36. Du, J.Y.; Ge, C.; Riahi, H.; Guo, E.J.; He, M.; Wang, C.; Yang, G.Z.; Jin, K.J. Dual-Gated MoS₂ Transistors for Synaptic and Programmable Logic Functions. *Adv. Electron. Mater.* **2020**, 1901408. [CrossRef]
- Zhou, L.; Mao, J.Y.; Ren, Y.; Yang, J.Q.; Zhang, S.R.; Zhou, Y.; Liao, Q.; Zeng, Y.J.; Shan, H.; Xu, Z. Biological spiking synapse constructed from solution processed bimetal core-shell nanoparticle based composites. *Small* 2018, 14, 1800288. [CrossRef] [PubMed]

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).