

Review

# Review-Hysteresis in Carbon Nano-Structure Field Effect Transistor

Yu-Xuan Lu, Chih-Ting Lin \*, Ming-Hsui Tsai and Kuan-Chou Lin

Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 10617, Taiwan; r08943159@ntu.edu.tw (Y.-X.L.); d04943012@ntu.edu.tw (M.-H.T.); b99501013@gmail.com (K.-C.L.)

\* Correspondence: timlin@ntu.edu.tw; Tel.: +886-23-366-9603

**Abstract:** In recent decades, the research of nano-structure devices (e.g., carbon nanotube and graphene) has experienced rapid growth. These materials have supreme electronic, thermal, optical and mechanical properties and have received widespread concern in different fields. It is worth noting that gate hysteresis behavior of field effect transistors can always be found in ambient conditions, which may influence the transmission appearance. Many researchers have put forward various views on this question. Here, we summarize and discuss the mechanisms behind hysteresis, different influencing factors and improvement methods which help decrease or eliminate unevenness and asymmetry.

**Keywords:** nano-structure material; graphene; CNT; hysteresis; ambient condition; mechanism; factor; improvement



**Citation:** Lu, Y.-X.; Lin, C.-T.; Tsai, M.-H.; Lin, K.-C. Review-Hysteresis in Carbon Nano-Structure Field Effect Transistor. *Micromachines* **2022**, *13*, 509. <https://doi.org/10.3390/mi13040509>

Academic Editor: Mehmet Remzi Dokmeci

Received: 3 March 2022

Accepted: 22 March 2022

Published: 25 March 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.




**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Low-dimensional carbon (e.g., graphene and carbon nanotube (CNT)) displays extraordinary properties and shows great potential in many fields [1,2]. Graphene is two-dimensional material with  $sp^2$ -bonded carbon atoms. As another allotrope of carbon, CNT is a one-dimensional material, and it could be envisioned as a rolled-up graphene sheet with diameters on a qa nanometer scale. Graphene and CNT display great mechanical, electrical and thermal properties, such as ultra-high elasticity, high electron mobility, tunable band gap and excellent thermal conductivity [3–8]. They are candidates for carbon nanostructure electronics and have accepted considerable interest from both academia and industry [3,5,9]. They can work as photodetectors, chemical sensors [10], biological sensors, etc. [11]. Apart from that, according to the 2012 International Technology Roadmap for Semiconductors, it is possible that CNT and graphene could replace silicon in technology and help extend Moore's law after 2025 [2].

What should be noticed is that device instability is one of the great challenges in the application of low-dimensional materials [12]. Hysteretic characteristics are a key issue of instability that we have to confront. CNT and graphene devices show gate hysteresis behavior in ambient conditions [13], which is not beneficial for the application of electronic transistors [14]. The usual structure of back-gated transistors with  $SiO_2$ /doping-Si substrates is shown in Figure 1a. The typical hysteresis transmission of CNT and graphene is illustrated in Figure 1b,c. Commonly, the difference between the voltage of the lowest point (charge neutrality point) or the threshold voltage at the forward and backward curve is called hysteresis. The delaying width depends on many factors, including the device, the environment and measurements. Many researchers carried out a large number of studies, but no one has reviewed this phenomenon. Due to the fact that electronic applications require stable transport properties, it is important to summarize the mechanism behind hysteresis, factors correlated with hysteresis width and effective methods to fabricate hysteresis-free or hysteresis-control transistors in environmental conditions.

Similar levels of instability could be found in many other low-dimensional materials, such as graphene nanoribbon [15], MoS<sub>2</sub> [16–18], WS<sub>2</sub> [19], etc. More importantly, the mechanisms, factors and improvements referring to these nanometer materials resemble that of graphene and CNT. Researchers have found that hysteretic transportation of graphene nanoribbon (GNR) may relate to carrier trapping or detrapping processes at the interface of GNR and the substrate; this corresponds to graphene and CNT [15]. Similarly, hysteresis in MoS<sub>2</sub> is associated with sweeping range, sweeping direction, sweeping rate, and thickness [16,17]. Meanwhile, they reach a consensus on encapsulation, which is helpful to fabricate hysteresis-free devices [18]. For example, with the encapsulation of 15 nm-thick Al<sub>2</sub>O<sub>3</sub>, hysteresis and threshold voltage shifts of MoS<sub>2</sub> become smaller by 1–2 orders in magnitude [20]. Thus, our research may be used as a reference for other two-dimensional materials.



**Figure 1.** (a) Schematic structure of a back-gated carbon nanostructure FET [14]; (b) hysteresis characteristics in carbon nanotube FET at room temperature [9]; (c) hysteresis characteristics in graphene FET at room temperature [21].

In this paper, we summarize the mechanisms, factors and improvements of typical low-dimensional nanometer material (CNT and graphene). Because CNT is a one-dimensional semiconductor and graphene is a two-dimensional semi-metal [3], they have subtle differences in hysteresis. We also make a comparison between them. Firstly, it is necessary to understand fundamental mechanisms. Mechanisms which have been proposed in previous papers are classified into three categories as surface traps, interface traps and dielectric traps. The differences between CNT and graphene originate from their band structure, contact area and dimension. Secondly, factors related to the hysteresis width are sorted into device characteristics (diameters and thickness, dielectric thickness, numbers of layer, etc.), environmental conditions (temperature and humidity) and measurement parameters (gate sweeping rate, range of gate volt, source volt and measurement methods). These are in accordance with the mechanisms we present. Thirdly, many researchers have explored various improvements to fabricate hysteresis-free or hysteresis-control devices. On the one hand, deposition on the substrate, encapsulation on top and changing dielectrics are popular methods proposed in studies. What is interesting is that not all materials are suitable for the passivation layer—some (such as NaPSS for CNT FET) may enlarge gate width. The representative experimented material used for protection, and their corresponding hysteresis has been summarized in Appendix B, Tables A1 and A2. On the other hand, improving the process in physical and chemical methods under specific control is beneficial to optimization, where heating and annealing under vacuum are the simplest methods. In addition, new fabrication processes (such as dry transfer, semi-dry transfer, print, etc.) are put forward with the aim of manufacturing hysteresis-free and high-performance devices.

## 2. Mechanism

Many researchers proposed various mechanisms on the foundation of experiments and simulation work. According to the position of these mechanisms, we classify them into

three categories, namely, surface traps, interface traps and dielectric traps. Evidently, surface traps take place on the surface of the device, interface traps occur between the material and substrate, and dielectric traps appear in the dielectric. Typical mechanisms under three categories of two materials are presented in Table 1. In this table,  $\checkmark$  means the possible mechanism which has been proposed in the previous paper, and  $\circ$  represents the unlikely mechanism and has not been mentioned before. Overall, environmental components (such as different forms of water), residuals from the manufacturing process (residues from photoresist, organic solution, etc.) and initial defects all have an impact on hysteresis performance. We also summarize the different mechanisms between CNT and graphene due to their distinct characteristics in Appendix A, Figure A1.

**Table 1.** Summary of proposed mechanism for carbon nanotube and graphene in previous papers.

Category	Mechanism	Carbon Nanotube	Graphene
Surface traps	Chemisorbed water	$\checkmark^*$ Chemical reaction in moist condition as $O_2 + 4H^+ + 4e^- \leftrightarrow 2H_2O$	$\checkmark$ Main Chemical reaction: $O_2 + 2H_2O + 4e^- \leftrightarrow 4OH^-$
	Physisorbed water	$\checkmark$	$\checkmark$
	Silanol groups	$\checkmark$ Mainly occur at the surface	$\checkmark$ Occurs at both surface and interface
Interface traps	Charge injection	$\checkmark$ Tunneling with protons	$\checkmark$ Tunneling with adsorbates
	Ionization	$\circ^*$	$\checkmark$ Attachment and detachment of ionized water at the interface
Dielectric traps	Avalanche	$\checkmark$ Occurs at relative low gate voltage	$\checkmark$ Occurs at relative high gate voltage
	Tunneling and Trap assisted tunneling	$\checkmark$	$\circ$


\*  $\checkmark$  means possible mechanism and has been proposed and  $\circ$  represents unlikely mechanism and has not been mentioned.

## 2.1. Surface Traps

Surface traps is the most popular mechanism that proposed frequently in previous papers. It mainly comes from electron transmission in chemisorbed water, physisorbed water and silanol groups.

### 2.1.1. Chemisorbed Water

Chemisorbed water molecular is the crucial cause of hysteresis [14,19,22–32]. The combination of  $O_2$  and  $H_2O$  plays a key role in the doping process, and the electrochemical redox reaction is [31,33–35]:




Several researchers simplified this equation [34,35] as  $H_2O + e^- \leftrightarrow H_2O^-$

The other kind of reaction also occurs in acid conditions, such as [36]:



The rate of reaction depends on the concentration of  $O_2$  and  $H_2O$ ;  $\Delta G$  changes from  $-4.8$  eV to  $-5.7$  eV in alkaline ( $pH = 14$ ) and acidic ( $pH = 1$ ) conditions, as shown in Figure 2. Therefore, the reaction in Equation (1) was promoted when the density of  $OH^-$  was low [37].



**Figure 2.** The density of state of the graphene and single-walled carbon nanotube with redox system [36].

The Fermi level of graphene lies at  $-4.5$  eV, which is higher than the reaction potential in most pH values. The valence band position of small-diameter CNT lies roughly at  $-5.3$  eV to  $-5.7$  eV; this means that electrons transfer to the water layer in acid moist environments [11,38]. When applying the gate voltage to the device, the Fermi level shifts, and the charges are generated under different circumstances. For example, the Fermi level of graphene moves  $\pm 0.44$  eV when applying  $\pm 40$  V to the back gate device with 90 nm SiO<sub>2</sub> [36].

Meanwhile, the electron-transfer mechanism is related to the Marcus–Gerischer theory [39]. The Fermi level and density of state (DoS) of graphene are changed with gate voltage, which can be calculated by the following equation as:

$$n = \frac{\epsilon\epsilon_0}{et_{ox}}(V_g - V_{Dirac}) = \int_{E_0}^{E_F} (2|E - E_{ig}|/\pi\hbar^2v_F^2)dE \tag{3}$$

where  $\epsilon\epsilon_0$  is gate dielectric permittivity,  $t_{ox}$  is gate thickness,  $V_g$  is gate voltage,  $E_{ig}$  means the intrinsic graphene Fermi level,  $E$  equal to the initial doping level and  $v_F$  is the Fermi velocity.  $V_{Dirac}$  is a constant and equal to volt at charge neutrality point. For intrinsic graphene,  $V_{Dirac}$  is 0 V. For doped graphene, it is related to residual charge  $n_0$  and can be calculated by  $V_{Dirac} = -n_0et_{ox}/\epsilon\epsilon_0$  at  $V_g = 0$ .

Therefore, the redox reaction at the surface and the uneven distribution of doping causes an inhomogeneous spread of the work function and influences the dynamic response of the graphene device under an applied back gate. This leads to hysteresis [30]. On the other hand, weak chemisorptions of O<sub>2</sub> molecules also introduce possibilities of the doping in CNT and graphene [13,40,41].

### 2.1.2. Physisorbed Water


Differently to chemisorbed water, physisorbed water presents layers of water droplets whose existence has been proved by environmental scanning electron microscope (ESEM) [42,43]. The amount of captured water changes flexibly with the relative humidity. They can bind electrons because of relatively high electron affinity (up to 0.8 eV) [43,44]. According to this, electrons on graphene would be trapped directly by the water layer

and then diffuse to deeper droplets. These cause an electrical curve unbalance and hysteresis [43]. In CNT research, the existence of water molecules physisorbed onto the CNT surface is proposed simultaneously with chemisorbed water [14].

### 2.1.3. Silanol Groups

Another significant hysteresis provider is silanol groups ( $\equiv\text{SiOH}$ ) at the silicon oxide surface, especially for the supported device [26,45]. Silanol groups form with negative charges when the water molecules come into contact with  $\text{SiO}_2$ . This phenomenon has been verified by using Fourier transform infrared spectroscopy (FTIR) [33,46,47].

In CNT and graphene research, the process of trapping and releasing protons is similar. As shown in Figure 3, silanol groups bonded on the silicon oxide are the charge traps. When the gate voltage is negative, silanol groups release protons and electrons. The lost protons may be trapped at nearby and the lost electron might be caught by nanotubes or by the electrodes. For the ionized silanol groups, the lost protons can also be transferred to water molecules as the proton absorbent [26]. This process is called field-driven hopping. The surface potential results of this process are kept up by scanning surface potential microscopy (SSPM). Another speculation also supports this model. The dielectric constant between  $\text{H}_2\text{O}$  ( $\epsilon = 80$ ) and silicon oxide ( $\epsilon = 3.9$ ) is very different as the electrical field lines move from the plane capacitor to the water layer. The strong electrical field across the water layer results in the desorption and absorption of protons by terminal OH- groups [18,45,48]. Material initial defects lead to the rise in trap site density; this also promotes scatter and degrades mobility. The gate screening effect related to the existence of silanol groups on the surface is also a proposal. Because of the existence of  $\equiv\text{SiOH}$ , charges accumulate on the  $\text{SiO}_2$ , causing screening, hence resulting in hysteresis [19].



**Figure 3.** Diagram for silanol groups' surface charging process [26].

### 2.2. Interface Traps

It is commonly believed that the trap and release of surface charge take part in the process of charge transfer, which is similar to the conventional semiconductor device [49]. The second kind of mechanism for hysteresis is interface traps, which are relatively deeper than surface traps and mainly occur at the interface between materials and  $\text{SiO}_2$ . The diverse positions of interface traps (process I) and surface traps (process II) are displayed in Figure 4. In this cross-section figure, the surface traps are represented by hopping via capture/emission, as proposed before, and interface traps are represented by tunneling.




Figure 4. Transfer behavior with two steps of graphene [50].

In this part, hysteresis performance associates with charge injection (tunneling at the interface, charge transfer to nearby traps and adsorbates [12,51], screening with the foundation of charge traps [22]) [52] and the ionization of water at the interface [53,54].

2.2.1. Charge Injection (Tunneling at the Interface)

In graphene research, many researchers believe that the decaying components of  $I_{DS}$  could be modeled as  $\Delta I_{DS} \exp(-t/\tau)$  [55,56]. According to the model we proposed before, several researchers proposed the possible relationship between current and time with two different steps; the formula is shown below as Equation (4). It distinguishes the change of current into two processes, namely, fast charging and slow charging, as shown in Figure 5a.

$$I = I_0 \left[ A \cdot \exp\left(\frac{-t}{\tau_A}\right) + B \cdot \exp\left(\frac{-t}{\tau_B}\right) \right] \tag{4}$$

where  $I_0$  is the initial drain current, A and B are parameters of process A and B,  $\tau_A$  and  $\tau_B$  the trapping time constant of two processes, respectively; t is the measurement time in this equation.




Figure 5. (a) Illustration of interface traps (tunneling) and surface traps (hopping via capture/emission) for graphene [12]; (b) illustration of interface traps (tunneling) and surface traps (hopping via capture/emission) for CNT [50].

According to the fitting and calculation under vacuum or ambient conditions and with different temperatures, researchers find that process A is the dominant one, which occupied around 80% of the entire process and much faster than process B. In contrast, process B is very slow and has much lower influence in the process.

Based on above discussions, process A is related to the tunneling process, e.g., the transfer charge from graphene to nearby trap sites with weak activation energy and a short time constant. This process is dependent on the ambient temperature. On the other hand, process B is related to the interfacial redox reaction with high levels of activation energy, a large time constant [12,36,57].

This equation contains two time constants,  $\tau_A$  and  $\tau_B$  ( $\tau_A \approx 36.6 \mu s$  and  $\tau_B \approx 466 \mu s$ ) [12]; these are much shorter than the trapping and detrapping time in the bulk  $SiO_2$  layer [58];

therefore, they are the representation of significant underestimation [21]. This formula represents the accumulation of electrons at the surface or the interface of SiO<sub>2</sub> or the graphene channel [12,21,57].

For CNT hysteresis, similar tunneling is also proposed and calculated with the relationship between the density of charged traps and time and distance from CNT at the surface, which is related to different models as Si-OH surface traps and tunneling, as shown in Figure 5b [50]. At time = 0, no traps are charged. As gate voltage and time > 0, charges are injected. Then tunneling occurs and charges begin to be trapped at the interface. When the time at 100 ms, traps on the SiO<sub>2</sub> surface diffuse and are charged within 10 nm away from the CNT. The obvious difference between two mechanisms in diffusion distance and velocity can be found in this mode [50].

What we should notice here is that tunneling for CNT has little difference compared with the tunneling proposed in graphene. Tunneling for CNT is almost independent of the temperature in ambient conditions. It increases a little with rises in temperature; this is equal to injecting charges with capturing protons. However, for graphene, tunneling has explicit dependence on temperature. Tunneling proposed in the graphene mechanism is similar to the charge transfer to nearby traps and adsorbates. Physisorbed water, silanol groups and adsorbates such as residues from organic solutions or photoreist- all work at the interface. The initial defect density also plays an important role [29,32,35,36,57,59–62]. In sum, tunneling sites possibly come from two candidates as graphene structural defects (such as combined dangling bonds) or adsorbates trapped at the surface of the graphene. These induce screening and scattering in graphene FETs [49,55,57,63].

Screening explains the charge injection from other aspects. Due to the change in injected electrons or holes at the CNT interface and reversal of the polarization charge in dielectrics under the mutative volt, the transistor shows the turn on or turn off state. The injected charges cannot dissipate immediately (the dissipation time is around 15 min) and the polarization induced by the gate bias changes rapidly; therefore, the dynamic screening effect results in hysteresis [9,22]. At a lower temperature, dipoles of water work on hysteresis. It can be oriented by electrical field and results in a change in carrier density by capacitive gating, which has been competition with charge trapping [62].

Formulae may help us understand the process better. According to the Drude model, the equation of the drain current with rectangular graphene under low levels of V<sub>DS</sub> is [59]

$$I_D = \mu \left( \frac{C_{OX}C_{st}}{C_{OX} + C_{st}} \right) (V_G - V_{Dirac}) V_{DS} \frac{W}{L} \quad (5)$$

where C<sub>ox</sub> and C<sub>st</sub> are oxide capacitance and trap capacitance (capacitance caused by traps), respectively, L and W are the length and width of the graphene sheet, respectively, V<sub>DS</sub> is the drain–source voltage, μ is the charge carrier mobility, V<sub>g</sub> is gate voltage, V<sub>Dirac</sub> is a constant and equal to volt at charge neutrality point.

Therefore, the extrinsic transconductance g<sub>ex</sub> and intrinsic transconductance g<sub>in</sub> (with no influence from traps) are shown in Equations (6) and (7) separately,

$$g_{ex} = \mu \left( \frac{C_{OX}C_{st}}{C_{OX} + C_{st}} \right) V_{DS} \frac{W}{L} \quad (6)$$

$$g_{in} = \mu C_{OX} V_{DS} \frac{W}{L} \quad (7)$$

The ratio of the extrinsic transconductance g<sub>ex</sub> and intrinsic transconductance g<sub>in</sub> is

$$\frac{g_{in}}{g_{ex}} = 1 + \frac{C_{ox}}{C_{st}} \quad (8)$$

C<sub>st</sub> is variable when measuring device characteristics. C<sub>st</sub> is controlled by the trap density and gate volt, which determines the surface potential and also the possibility of

occupation of the traps. The change in gate volt transform the graphene switches between two metastable conducting states [59].

### 2.2.2. Water Ionization

Apart from the reaction, hysteresis has also been considered to be caused by ionization at the interface of graphene and the substrate [53]. Due to fact that the change of hole and electron density is affected by the different attached positions of hydroxide and hydronium ions on graphene and the substrate, free electron density restarted and hysteresis was formed [53]. Researchers also proved that polarized water has the tendency to absorb electrons from graphene, which corresponds with the fact that negative charges on oxygen shorten the O:H bond and extend the H-O bond [64]. In addition, the formation of C-O is proven to transfer charges from graphene to the substrate, which leads to the p-type of graphene [53,65,66].

### 2.3. Dielectric Traps

It is commonly believed that dielectrics have surface traps and bulk traps. Interface traps are what we have proposed before, and bulk traps related to dangling bonds exist in the oxide. According to calculations, the effective trap densities for the interface are  $N_{it} \approx 5 \times 10^{10} \text{ cm}^{-2}$  and for the oxide are  $N_{ot} \approx 5 \times 10^{11} \text{ cm}^{-2}$  [67]. Therefore, the interface traps at  $\text{SiO}_2$ , namely, tunneling, and the oxide trap, namely, breakdown (avalanche or tunneling), exist simultaneously [9,50,68].

Because of the different shapes, graphene FET has a uniform electrical field and is calculated in Equation (9), but CNT FET has a radiating electrical field and can be calculated in Equation (10) [62].

$$E = \frac{V_g}{d} \quad (9)$$

$$E = \frac{V_g}{\epsilon R_t \ln\left(\frac{d}{R_t}\right)} \quad (10)$$

where  $d$  is the thickness of  $\text{SiO}_2$ ,  $\epsilon$  the dielectric constant of  $\text{SiO}_2$  and  $R_t$  is the nanotube radius.

For graphene, oxide traps only occur when gate volt between  $0.03 \text{ V}\cdot\text{nm}^{-1}$  to  $0.27 \text{ V}\cdot\text{nm}^{-1}$  and  $\text{SiO}_2$  breaks down over  $0.27 \text{ V}\cdot\text{nm}^{-1}$ . For CNT, it can easily reach  $1 \text{ V}/\text{nm}$ , which is greatly larger than the breakdown field of  $\text{SiO}_2$  [62]. The high electrical field near CNT leads to pronounced hysteresis, even under a small range of voltage sweeping in the CNT transistor.

Since the avalanche needs a higher gate voltage than tunneling does, tunneling should also occur in graphene FET. However, few studies have explored tunneling in graphene. This might be due to the fact that previous studies typically use a smaller gate voltage than the breakdown voltage. Bulk charge trapping ( $\sim 10^{13}/\text{cm}^2$ ) in the region of good-quality  $\text{SiO}_2$  at low electric fields is unlikely to occur easily. Meanwhile, the measured time constant is too fast for the trapped center [45,58].

#### 2.3.1. Avalanche

When the gate voltage is very high, avalanche electrons are injected from nanotubes into the bulk oxide and are kept trapped, as shown in Figure 6a. When the polarity and electrostatic environment are reversed, some of these electrons are released. Thus, both interface traps as a charge injection from the nanotube to the dielectric and surface traps we proposed before are co-responsible for hysteresis [69]. Similar avalanche injections are also mentioned in graphene devices [62].






Figure 6. Schemes of dielectric traps: (a) Avalanche model [69]; (b) current injection model [70].

### 2.3.2. Tunneling and Trap Assisted Tunneling

Tunneling and trap-assisted tunneling (TAT) are proposed as supplements for bulk traps [69–71]. Direct tunneling is a mechanism that allows electrons to tunnel directly through the insulator of the barrier to the gate, whereas TAT means that carriers in barrier are captured and injected sequentially, as shown in Figure 6b. The influence of inelastic conduction (such as phonon emission) should also be considered to make the mode integral [70].

## 3. Factor

Device characteristics (CNT density and thickness, graphene number of layers and dielectric thickness), environmental condition (temperature and humidity), measurement parameters (gate sweeping rate, range of gate volt, source volt and measurement methods) all have an effect on hysteresis width to varying degrees. A simple schematic of relationship between different factors and hysteresis width is shown in Figure 7. In this figure, ↑ means a positive correlation, and this, equal to hysteresis width, increases when the variable increase. Relatively, ↓ means negative correlation; this represents hysteresis drops with the variable decreases. The specific interaction is much more complex, which we will explain in detail below.


### 3.1. Device Characteristic

#### 3.1.1. Material Characteristics


For CNT, density and thickness are two factors which have been proposed, especially in simulation studies. The equipotential distribution of CNT is related to its density; this depends on whether it is isolated CNT or arrayed CNT. The line distance of isolated CNT is short around the CNT channel. For arrayed CNT, the line distance is equal and approximate to parallel [70]. Their equipotential lines are shown in Figure 8a,b, respectively. The line distance corresponds with CNT density. When CNT density is low, the distribution is similar to isolated CNT and its electric field can be estimated by Equation (10). The barrier height is associated with tunneling, which depends on  $\Phi$  through Equation (11) [71].

$$\Phi \approx \phi_{\text{CNT}} - \chi_{\text{SiO}_2} - \frac{E_G}{2} \tag{11}$$

where  $\phi_{\text{CNT}}$ ,  $\chi_{\text{SiO}_2}$ ,  $E_G$  is the CNT work function, the  $\text{SiO}_2$  electron affinity and the CNT band gap at different diameter, respectively.



**Figure 7.** Simple Schematic of the Relationship between Factors and Hysteresis width (↑means positive correlation, ↓ means negative correlation).



**Figure 8.** (a) Equipotential lines of isolated CNT; (b) equipotential lines of arrayed CNT [70].

Meanwhile, when CNT density is high, the distribution is similar to CNT array and, much like a parallel capacitor, this does not match Equation (10). Apart from that, the electrostatic coupling and capacitance are influenced by distance due to the arrays of the CNTs [72].

The threshold voltage is influenced by the thickness of the CNT array, which means that the channel weakens the relaxation and increases the tunneling current. Threshold voltage has a positive correlation with CNT thickness. When the thickness is large, bottom CNTs which are near the gate and far from the top CNTs have opposite electric properties

and screen top CNTs. This phenomenon leads to the relaxation of the electric force line and influence the result of hysteresis [70].

For graphene, the number of layers and initial defects are two main factors which should always be examined in studies. Researchers found that hysteresis has a relationship with the number of layers. The hysteresis decreases as the number of layers increase, which correlates with the charge distribution brought by interplay hopping and screening in multilayers [62].

Meanwhile, for graphene, the initial defect density and hysteresis show a linear growth relationship. It is an unignorable factor which can be calculated by Raman spectroscopy.

$$n_{do} = \frac{1.8 \times 10^{22}}{\lambda^4} \left( \frac{I_D}{I_G} \right) \quad (12)$$

$\lambda_L$  is the excitation laser wavelength and the  $I_D/I_G$  ratio originates from Raman spectroscopy [49,57]. Thus, dirac change drops as  $I_D/I_G$  [57].

Surface trap density is dependent on the distance from graphene to the substrate and the position of the carbon atoms [13].

### 3.1.2. Device Characteristics

In vacuum or under clean and dry conditions, we can estimate the trapped charges according to the dielectric trap mechanism. The relationship between trapped charges and the change in hysteresis can be expressed as [57]

$$n_t = \frac{C_{OX} \times \Delta V_{Dirac}}{q} \quad (13)$$

where  $C_{ox}$  is the capacitance of the dielectric.

Dielectric thickness influences the capacitance of oxide dielectric. Thus, the trapped charges increase as the dielectric thickness decreases [49].

## 3.2. Environmental Condition

### 3.2.1. Temperature

No matter what the mechanism is, they are all related to temperature. Capture probability is weakly related to  $\sqrt{T}$  and emission probability is strongly related to  $\sqrt{T} \exp |(E_T - E_i)/KT|$  for electrons and the hole [50]. Even though tunneling is independent of temperature, trap-assisted tunneling and electron distribution have a relationship with it.

Many experiments have been conducted to find the probable correlation between hysteresis width and temperature. For CNT, when the temperature is over 300 K, hysteresis width rises as the temperature drops [9,19,22]. What is unexpected is that they show a positive relationship under 300 K, as illustrated in Figure 9a (red dots represent the hysteresis value) [9]. This phenomenon may be due to the fact that the trapping/detrapping mechanism does not work for the mobile protons under low temperatures [26]. At that time, it just depends on the number of charges existing in CNT [22].

In graphene studies, researchers show more interest in hysteresis change under lower temperatures. Similar to CNT FET, there is a climb in the hysteresis for temperatures between 25 K and 300 K [35]. The difference is that the hysteresis loop of graphene FET changes direction under 25 K; CNT device behavior was not tested at this temperature range in previous studies.




Figure 9. (a) Temperature-dependent hysteresis of CNT at lower temperatures [9]; (b) temperature-dependent hysteresis of graphene at lower temperatures [35].

As shown in Figure 9b, when the temperature is relatively high (almost over 25 K), the major loop is counterclockwise, which means that  $V_{CNPF}$  (charge neutrality point at the forward sweep)- $V_{CNPB}$  (charge neutrality point at the backward sweep) is positive. When the temperature is high, the free electrons of graphene can be trapped by water at the interface. Therefore, water with trapped electrons turns into  $H_2O^-$ . When the temperature is low and further drops, these trap sites freeze. The hysteresis loop reverses to clockwise under low temperatures [35]. At that time, the reaction and trap states are not activated thermally, and this causes the reversion of  $\Delta I_{sd}$ . The electron-trap states turn into hole-trap states (frozen electron trap states), which can be expressed as  $h^+ + H_2O^- (ad) \leftrightarrow H_2O$ . Hence, the number of electron-trap states at room temperature and hole-trap states at low temperature can be expressed by Equations (14) and (15) separately.

Mechanisms related to the electron-trap states net at room temperature [35,59]:

$$n_{et}(T) = n_{wt} \exp\left(-\frac{\Delta E_t}{kT}\right) \tag{14}$$

At low temperatures, mechanisms related to the hole-trap states are as follows [35]:

$$n_{ht}(T) = \eta n_{wt} \left[ 1 - \exp\left(-\frac{\Delta E_t}{kT}\right) \right] \tag{15}$$

where T is temperature,  $n_{wt}$  means whole trap states density of dielectrics,  $\Delta E_t$  is equal to the energy level of the trap states, k is the Boltzmann constant,  $\eta$  is the factor that describes the probability of the transformation from electron-trap states into hole-trap states.

Other researchers pointed out that the device shows obvious negative hysteresis at the low temperature of 0 °C, at which water may turn into ice at the surface. This may relate to their different sweeping rates in measurements. With a decreased sweeping rate, hysteresis increases and then becomes positive [62]. This experimental result connects with different dipole moments between ice and water layers.

Another interesting phenomenon corresponding with temperature is that the relationship between holding time at different temperatures and charge neutrality points displays various trends. When the temperature is below 400 K, the neutrality point decays with holding time due to the increase in the electron density. When the temperature is over 400 K, the devices show opposite behavior and display a slow increase with time. It is suspected ionic species become mobile and thermally activated [55].

### 3.2.2. Humidity

There is no doubt that hysteresis is dependent on humidity. The previous mechanisms proposed that hysteresis have correlation with water molecular. Humidity plays an important role in hysteresis, both in chemisorbed and physisorbed water. Hysteresis increases as the humidity rises and increasing speed decreases gradually as humidity value increases; even in the low vacuum condition, devices show similar characteristic [43]. Experimental

results also prove that hysteresis increases significantly in vacuum, dry air and moist air [14]. For CNT, the fitted equation represents first-order exponential decay as  $V_{th} \propto e^{-\alpha h}$ , where  $h$  is related to humidity and  $\alpha$  is constant [73]. The difference between the potential of CNT and graphene and their corresponding responses are shown before. For graphene, humidity relates to resistance change, which can be used as humidity sensors [74].

### 3.3. Measurement

#### 3.3.1. Gate Sweeping Rate

The width of hysteresis shows an obvious dependence with sweeping rate (equal to  $dV_{gs}/dt$ ) [23,49,75]. Hysteresis increases apparently as the sweeping rate decreases [45]. Even under a temperature of 0 °C, negative hysteresis also increases when the scanning rate goes up [62,76]. This phenomenon corresponds with the fact that the process of discharging at the surface takes longer than several seconds [14], and the trapping/detrapping process in the oxide also needs a process of reaction [62,75]. When the sweeping rate is slow, the carrier traps have enough time lag to finish the trapping/detrapping process, so in Equation (8),  $C_{st}$  is maximized, and the hysteresis result is minimal [59].

In addition, some researchers found that the forward curve is always higher than the backward curve in the  $I_d-V_g$  figures. When the sweeping rate decreases, the forward curve drops but the backward curve remains almost constant. Eventually, two distinct branches overlap, and hysteresis diminishes [59].

#### 3.3.2. Range of Gate Voltage

The relationship between the gate sweeping range and hysteresis value is a curve with changed curvature, instead of a straight line [14,70,77,78]. Hysteresis increases with range of gate voltage and then saturates at certain voltages. This voltage corresponds to the density of available traps proposed in previous mechanisms [63,75,79]. Other researchers also found that the slope of line is bigger when the temperature increase; this is also consistent with the previous model. Their charge state changes when the gate voltage alters [77]. Additionally, on the basis of the surface charge exchange process, the loop direction depends on the polarity of the gate voltage (from negative to positive or from positive to negative) [35].

#### 3.3.3. Source to Drain Voltage

The dependence of  $V_{DS}$  on hysteresis is displayed on both materials [51]. Hysteresis width rises when  $V_{DS}$  increases due to surface traps [34,80–82].

#### 3.3.4. Measurement Method

The electrical measurement method and parameters have a crucial effect on the hysteresis result [63]. The pulsed time-domain measurement (PTDM) and repeated tests are two other common methods used in measuring, and they have an effect on hysteresis results.

PTDM is a method reliant on pulsed  $I_{sd}-V_{gs}$  measurements [36,43,50]. Pulsed gate volt and width are two variables we should notice. Fermi levels are changed under pulsed gate volt and keep changing between the 'off' state and 'on' state [50,68]. Relaxation such as charging/emission occurs at intervals and gives the device time to return to its origin state; this process takes up to 0.1–10 s for CNT FET. Devices do not show free hysteresis characteristics until the off time is long enough to completely relax [71]. Electron mobility increases by 64% in this measurement method [21]. This measurement can also be used in other nanoscale devices.

Repeated test is another method where the device is tested repeatedly under different recovery times. In this method, recovery times and the number of cycles are significant. The time of the test has an apparent relationship with hysteresis [63]. In order to obtain a hysteresis-free device, we should allow traps to dissipate [22]. According to the experimental results, the residual interface electrons may stay in traps for over 500 s and keep accumulating at each loop, which enhances the effect of screening [63]. Because of this,

Dirac point volt keeps increasing at the end of each repeated test. Due to the limitation of the trap sites, the difference of trapped charges shrinks at the interface and the voltage shift decreases as the cycles of back-and-forth increase [63]. Generally speaking, in the utilization of PTDM, we can control the hysteresis at different ranges or even obtain a hysteresis-free device by adjusting the time of relaxation and gate application. With different thicknesses of passivation, the control effect is more obvious. We illustrate it specifically in the following chapter. Relatively, repeated tests is the common method we used in experimental measurement; it is convenient and time-saving, but in actual fact this method causes charge accumulation and leads to larger hysteresis. Compared with PTDM, total recovery time is also comparatively larger if we want to eliminate the disturbance of hysteresis.

#### 4. Improvement Way

In order to reduce the hysteretic behavior in the device, we should avoid contact with the following substances: (a) water molecules; (b) existing silanol groups on the surface; (c) residues which cause charge injects; (d) dielectric traps; (e) structural defects. Therefore, we summarize improvements into two categories, namely, composition change and process improvement. Composition change includes encapsulation on device, deposition on SiO<sub>2</sub> and using an alternative dielectric layer.

The improving process contains thermal annealing, physical and chemical improvement and the new process.

##### 4.1. Change Composition

###### 4.1.1. Passivation (Encapsulation)

For CNT or graphene FET, the method of encapsulation is of great help to solve electrical problems. As we discussed above, the water molecules remaining at surface is one of the reasons for hysteresis. Encapsulation on the top of device is an efficient way to tackle this problem. It also helps to improve device-to-device consistency and hysteresis variation [51,83].

###### Carbon Nanotube


There are many alternative materials working as candidates for encapsulation in this method for CNT. Several polymers, such as Teflon-AF (poly[4,5-difluoro-2,2-bis(trifluoromethyl)-1,3-dioxole-co-tetra-fluoroethylene]), CYTOP (Polyperfluorobutenylvinylether), PMMA (poly(methylmethacrylate)) [14], Parylene-C [38,83], PVDF-TrFE (poly(vinylidene fluoridetrifluoroethylene)) [84], HMDS(hexamethyldisilazane) and OTS (octadecyltrichlorosilane) [51], have been discussed to act as the passivation layer in order to repel water at the surface. According to the result, Teflon-AF and CYTOP as hydrophobic fluoropolymers are effective in removing hysteresis completely [83]. This may originate from the fact that the dipolar nature of the fluoropolymer could neutralize impurities [84]. In particular, the device-passivated Teflon-AF with one hundred nanometers had stable hysteresis after 30 days of exposure to the environment or immersion in water for 24 h, which means that this device has excellent stability in dry air and even water. Apart from that, fluorocarbon passivation also has an impact on improving the uniformity of devices [83]. As a result of these fluoropolymer encapsulants, PMMA and parylene-C are unable to remove hysteresis fully [38,83]. The passivation layer of HMDS or OTS on both oxide and CNT shows a significant effect on the elimination of hysteresis [51] due to the removal of water molecules and the prevention of the formation of Si-OH [27]. The hysteresis value is still close to zero, even after re-exposing the coated device in a humid atmosphere for 24 h [51]. The encapsulation of PVP/pMSSQ (poly(vinylphenol)-poly(methyl silsesquioxane)) also proposed to change the threshold voltage, and that can also be used as a dielectric, which we discussed in the following page [85].

Material made in different ways exhibits different levels of sensitivity. In contrast to this kind of device, whose CNT was produced by drop-casting suspension, CNT fabricated by CVD shows more sensitivity to PMMA passivation in eliminating the gap and can

obtain a hysteresis-free device within a certain gate range [14], which may relate to surface functionalization on the substrate, which causes a strong binding of water molecules [86]. However, experimental results prove that PMMA can provide ester groups to form hydrogen bonds with silanol groups. Moreover, the presence of PMMA as a hydrophobic layer prevents CNT itself from absorbing water [87]. However, hysteresis still exists with the larger gate volt and higher relative humidity that may be attributed to water and can permeate into the PMMA layer [12,78].

In addition, not all encapsulation helps to reduce hysteresis width. For example, the formation of NaPSS (poly(sodium 4-styrenesulfonate)) and  $\text{Al}_2\text{O}_3$  could enlarge hysteresis; they can work as humidity sensors for a quick response within one second of a humidity change [88,89]. Using Teflon-AF as top gate which was used to modulate the threshold voltage for dual-gate operation [83] is another method which could be further explored in designing complex integrated circuits.

Mainly, the encapsulation layer has two functions: draw water or remove electrostatic charge on the interface [85]. The comparison between  $\Delta V_{\text{Dirac}}$  of typical deposition and passivation material we proposed in this paper is shown in Figure 10a. Choosing appropriate material for deposition and passivation helps to obtain hysteresis-free devices.



**Figure 10.** (a) CNT with different deposition and passivation materials [27,28,51,78,83,84,90,91]; (b) graphene with three deposition thickness of  $\text{Al}_2\text{O}_3$  under different measurement and treatment [12,21,56,92–94].

### Graphene

In the case of graphene, researchers have tried various passivation materials, whereas many researchers concentrate on using  $\text{Al}_2\text{O}_3$  as the encapsulation layer with a distinct process [59]. For graphene, ALD (atomic layer deposition)  $\text{Al}_2\text{O}_3$  encapsulation [57] shows the opposite trend to CNT. It retards the chemical reaction process [12] and reduces the  $\text{H}_2\text{O}$  molecules at the interface [36], which is attributed to helping eliminate hole doping and changing the Dirac point [21]. According to the calculation result, larger passivation thickness could remove more hysteresis, as shown in Figure 10b [21,56,92,93]. Pulsed measurements with a larger pulse width also retard the hysteresis result [12,21]. This helps reduce the adsorbents and trapped charges produced in the fabrication process that deposits the ALD alumina layer with a thickness of 40 nm on graphene instead of deposition after transferring to the substrate [92]. Comparing the two results produced by these two processes, hysteresis could be eliminated and CNP reverts to zero from the positive voltage [92]. However, it is also possible that charges have interaction with deposited  $\text{Al}_2\text{O}_3$  at the defect sites of graphene [21].

Other processes are proposed to eliminate the residues and block the charge trapping. Depositing the Al seed layer with oxygen chamber and then depositing Al<sub>2</sub>O<sub>3</sub> on top is the process called oxidization of the Al seed layer [94]. In this way, Al might desorb molecules at the surface and compensate the original p-type doping of graphene [95,96]. Growing Al<sub>2</sub>O<sub>3</sub> after pulses of pretreatment with O<sub>3</sub> and H<sub>2</sub>O is the method that reduces hysteresis by achieving sufficient surface saturation on graphene and promoting nucleation [56]. Using deposited Al as the top gate is another way to fabricate zero-charge neutrality point FET [97]. Encapsulation not only improves the condition of hysteresis, but also increases the mobility value by 45–65% [36].

According to the experimental results, the deposition layer of Al<sub>2</sub>O<sub>3</sub> has a negative effect on suspended CNT characteristics. Al<sub>2</sub>O<sub>3</sub> deposition causes larger hysteresis for CNT [89], and this may connect with the H<sub>2</sub>O adsorption on the large hydrophilic surface of Al<sub>2</sub>O<sub>3</sub> [98] or change of Pd contacts in the passivation process [89]. Apart from that, according to the comparison with studies on graphene, this may likely owe to the thickness of the Al<sub>2</sub>O<sub>3</sub> deposition layer and the suspended structure of the device used in the experiment.

In addition, because of enhancement of the substrate dielectric constant and the neutralization brought from the amine group, PEI (poly(ethylene imine)) with increasing concentration in methanol solvent has an enhanced screening effect and hence has a neutral Dirac point and almost zero hysteresis [99]. While using the higher concentration of PET or other polarized dielectric, hysteresis direction may reverse because of capacitive coupling [62,99].

It is worthy to note that small residual hysteresis still remains after passivation. According to the classification of fast charging and slow charging, the contribution of the chemical reaction reduces significantly from 58% to 30% due to the process of encapsulation, but the charge exchange at the interface still exists, which is responsible for the remaining hysteresis [36]. Meanwhile, water molecules remain on Al<sub>2</sub>O<sub>3</sub> in the formation of OH-groups and the water layer via H-bonding [98].

#### 4.1.2. Deposition Layer on SiO<sub>2</sub> Carbon Nanotube

CNT-FET with passivation layer of OTS do not show gate hysteresis within certain measurement conditions. When giving a larger volt on gate, the hysteresis reappears in the opposite direction with a smaller value, which may be due to other mechanisms such as the residue charges in oxide being fixed, which could not be eliminated in this way [27]. Devices with a deposition layer of h-BN (hexagonal boron nitride) show similar characteristics that incompletely diminished hysteresis. This device with passivation can remove hysteresis more efficiently, which will be discussed below [51,90]. Modifying the substrate with APTES (amino-propyltriethoxysilane) before depositing CNT as self-assembled is another way to eliminate hysteresis. It can also be clearly found that CNT existed previously at the area, which has been modified. Additionally, in this way, hysteresis could be reduced immediately, becoming almost 15 times smaller than before deposition [91]. A small amount of hysteresis remains after heating the device to 80 °C in vacuum [91].

#### Graphene

Similarly, the deposition layer of HMDS functions as the hydrophobic layer and hysteretic behavior of graphene on HMDS primed SiO<sub>2</sub> can strongly be suppressed [32], which is different to hydrophilic SiO<sub>2</sub> [33,45]. HMDS as hydrophobic monolayers help reduce the formation of SiOH on substrate repress the adsorption process of dipolar molecules [32]. In comparison with empty substrate annealing at 300 °C, graphene on device with HMDS completely reverse p-type in few minutes more quickly than graphene on empty device. In this way, transfer charge from SiO<sub>2</sub> to graphene still remains [59]. Deposition HMDS on SiO<sub>2</sub> with anneal at high temperature in vacuum is effective to solve hysteresis problem after exposed to water in short time. However, in this way, scatter



centers increase, hence carrier mobility reduces by 25% [45,100]. Compared with HMDS deposition result, self-assembled monolayer layer of OTS has smaller contact angle resulted in comparable smaller intrinsic doping [32].

Because of the substrate flatness and improved bonding at the interface [95,101], no charge transfer at the interface between graphene and h-BN, deposition layer of h-BN contributes to make device hysteresis-free and intrinsic [102]. Both the top and bottom h-BN gates eliminate p-doping and suppress hysteresis, which is also the result of no electrostatic charge transfer at the interface. Apart from that, graphene/h-BN FETs performs much-higher stability in comparison with graphene/SiO<sub>2</sub> FETs [82,102]. However, it is difficult to achieve because large-area h-BN films are not yet available [103].

Other polymers are also used in deposition which is useful in solving hysteric problem. CYTOP (Polyperfluorobutenylvinylether) is a kind of amorphous fluoropolymer used to modify the SiO<sub>2</sub> substrate with the aim of reducing the interface charge traps, and improving hysteresis and carrier mobility. Compared with unmodified devices, fluoropolymer modified devices show time-dependent stability and meet saturation at 4% in the first week instead of decreasing with time in ambient condition with relative humidity of 45% [104]. Parylene is helpful to improve characteristics [39]. Parylene is also considered as substitution of dielectric in graphene FET in order to eliminate ambient doping and decrease hysteresis caused by trapping [28]. However, according to the experimental results, it does not show better performance than previous films. In addition, deposited black phosphorus device shows free-hysteresis under the structure of SiO<sub>2</sub> (bottom gate) and h-BN (top gate) [80].

Choosing appropriate film as deposition layer is the key point in order to improve transport. Another question we should consider in electrical model is that deposition way changes the equivalent oxide thickness (EOT) of bottom gate devices [51]. Therefore, the electrical field lines may deviate from plane capacitor [45].

#### 4.1.3. Both Passivation and Deposition

What the temporal evolution of devices is coating encapsulation layer on the top of device with deposition layer on bottom [90]. Compared with CNT FETs without Teflon encapsulation, device hysteresis with Teflon is much smaller [90], whereas it is interesting to note that hysteresis shows further obvious declination after several days to weeks, especially for 45 nm- and 80 nm-thick Teflon layers. Researchers also speculated that only when the thickness of Teflon is larger than 10 nm can this layer be effective to repel water [90].

It may also be more efficient to suppress hysteresis for graphene than using alternative substrates such as h-BN [105] or reoxidating SiO<sub>2</sub> substrate, which helps solve this problem [106]; one such problem that we should consider is that graphene mobility is affected and limited by the substrate [106,107].

#### 4.1.4. Change Dielectric Carbon Nanotube

Apart from deposition and passivation, changing dielectric contributes to alleviate this phenomenon. Polymer dielectrics (such as Teflon-AF, PMMA [78]) performs excellent electrical characteristics with a low level of dynamic charge traps and implies low hysteresis, which is similar to PVP/pMSSQ [85,108].

Dielectric layer called SiO<sub>2</sub>-Si<sub>3</sub>N<sub>4</sub>-SiO<sub>2</sub> (ONO) layer which has high breakdown voltage, slow defect density and high charge retention capability [109] is also used to reduce hysteresis. In their design, tunneling can occur easily due to thinness of oxide layer between Si<sub>3</sub>N<sub>4</sub> and CNT is small, the effective dielectric constant of this layer is almost 3 which means that it is easy to inject and extract charges [110]. Another one is HfO<sub>2</sub>-TiO<sub>2</sub>-HfO<sub>2</sub> layer as dielectric instead of SiO<sub>2</sub> which desorbs water slower than SiO<sub>2</sub> [111]. In this way hysteresis width could remain stably to confirm the reliability [111].

Top gate (electrodes on top of CNT film) is another form in which devices with TiO<sub>2</sub> (5 nm) as dielectric show hysteresis-free device under certain measurement [68].

### Graphene

The water contact angles of SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> and Si<sub>3</sub>N<sub>4</sub> are 14.3°, 27.9° and 42.9°, respectively. Considering the role water played in transmission, the Dirac point and hysteresis width of these dielectric devices have similar trends [82].

Top gate FET with the structure of h-BN/graphene/SiO<sub>2</sub> and h-BN/graphene/BN shows high performance as suppressed hysteresis and p-doping [102]. Surrounding conditions with different dielectrics or solutions are also factors verified through experimental researchers and calculation [112–114].

Employing a high- $\kappa$  substrate such as single-crystal epitaxial PZT(Pb(Zr<sub>0.2</sub>Ti<sub>0.8</sub>)O<sub>3</sub>) instead of SiO<sub>2</sub> reduces Coulomb scattering with increased screening effects and improved transport characteristics, but no experiments have directly proven improvement in the hysteresis characteristic [112]. This kind of single-crystal epitaxial film could be discussed in future work.

## 4.2. Process Improvement

### 4.2.1. Thermal Annealing

Heating [1,10,21], annealing [83] and vacuum pumping [14] play an essential role in the process which is attributed to the desorption of molecular adsorbates [51], especially for devices without encapsulation and deposition [115]. Bo Liu et al. made a comparison of the electrical performance of graphene after different thermal treatment, as shown in Table 2. The results remind us that we should also consider the thermal stability of different devices when choosing the temperature. For suspended graphene FET, thermal stability could reach up to 2300 °C in vacuum annealing [97,116]. However, thermal stability for supported graphene FET is much lower, at 100 °C, due to the strong interaction between graphene and the substrate. Graphene production method is one of the factors to notice. Chemical growth graphene has more initial defects than the physical exfoliated one. Therefore, it is more likely to be broken in annealing process. Generally speaking, choosing the appropriate temperature at 200 °C rather than higher or lower shows hysteresis-free behavior, owing to the removal or incorporation of solvent residues and amine surface functional groups [83]. Physisorbed water weakly absorbed on the material can be removed by pumping at room temperature for a period of time, but chemisorbed water hydroxylated with silanol groups can only remove SiO<sub>2</sub> by vacuum annealing at temperatures over 200 °C [49]. In addition, annealing in different gas ambients such as Ar [41,86], vacuum [14,86], H<sub>2</sub> [117], He<sub>2</sub> [62], N<sub>2</sub> [117], Air [114] and Ar/H<sub>2</sub> [46] also leads to great results.

Annealing is effective in reducing hysteresis of CNT and graphene. For CNT, the characteristics of CNT FET turn into n-type behavior after heated in vacuum at 200 °C for about 20 h. It is suggested the n-type behavior is due to the interface charge transfer. This interface charge transfer helps to reduce the surface states [13]. For graphene, thermal annealing is significant in removing water molecules and making graphene intrinsic [36,102]. It is helpful to reduce hysteresis and remove the Dirac point, especially for multilayer graphene [41,43]. However, this method could not eliminate the trap in SiO<sub>2</sub>; because of this, hysteresis cannot be wiped out [62].

Annealing also plays a vital role for the device with passivation [51,83,118] Adding pre-annealing and post-annealing steps before and after the deposition of Al<sub>2</sub>O<sub>3</sub> help optimize the process to achieving the symmetric transport and higher mobility and stability owing to removing molecules and adsorbates at the interface or graphene channel [119,120].

Further researchers explored the most useful and suitable heating process. Hysteresis outcomes indicate that parameters such as temperature and time in the release and anneal process have a common effect on hysteresis decline. The releasing temperature contributes to removing resistance, and the annealing temperature contributes to desorbing water and adsorbates on the surface [115].

**Table 2.** Comparison of graphene in different thermal treatments [97].

Graphene/Substrate	Annealing Temperature	Annealing Gas Ambient	$I_D/I_G$	Dirac Point Shift
CVD graphene/SiO <sub>2</sub>	600 °C	Ar	0.32	0.15 V (top gate)
Exfoliated graphene/SiO <sub>2</sub>	400 °C	Ar	N/A	74 V (back gate)
CVD graphene suspended on TEM grid	~2300 °C	Vacuum	N/A	N/A
Exfoliated graphene/SiO <sub>2</sub>	300 °C	Vacuum	N/A	>80 V (back gate)
Exfoliated graphene/SiO <sub>2</sub>	400 °C	Vacuum	Negligible	>60 V (back gate)
Exfoliated graphene/SiO <sub>2</sub>	500 °C	Vacuum	Negligible	N/A
CVD graphene/SiO <sub>2</sub>	500 °C	Vacuum	~0.35	N/A
CVD graphene/SiO <sub>2</sub>	400 °C	N <sub>2</sub>	~0.3	>150 V (back gate)
CVD graphene/SiO <sub>2</sub>	560 °C	Air	~0.59 ± 0.10	N/A
Exfoliated graphene/SiO <sub>2</sub>	560 °C	Air	~0.61 ± 0.01	N/A
CVD graphene/SiO <sub>2</sub>	650 °C	Ar:H <sub>2</sub> (9:1) at 133 mbar	~0.4	N/A

Other methods such as rapid thermal annealing (RTA) and ultrahigh vacuum (UHV) could make the process more efficient. RTA with a temperature of 250 °C and a duration of 10 min set as the most effective parameters is helpful to make device hysteresis free [117]. Putting the device in a UHV whose pressure down to 10<sup>-7</sup> Pa removes hysteresis entirely.

However, it is worth noting that although annealing in vacuum can greatly improve hysteresis width; exposing the device to atmosphere again introduces the possibility to rebound the hysteresis [82].

#### 4.2.2. Chemical and Physical Improvement

It is commonly believed that organic contaminations and residuals influence performance [104]. H<sub>2</sub>SO<sub>4</sub> + H<sub>2</sub>O<sub>2</sub> solution as the presentation of chemical improvement makes a contribution to the removal of residual impurities (such as photoresist) at the substrate surface [104,121], especially for the devices with a passivation layer, such as PMMA [121].

O<sub>2</sub> Plasma is an effective physical method which proved to be able to change traps caused by photoresist particles on the electrodes and SiO<sub>2</sub> substrate [57,68,122]. A longer process time results in smaller hysteresis [68], whereas according to the experiments, time > 20 min may damage the quality of CNT and inject defects. UV/ozone treatment and pentacene film deposition is another way to help diminish hysteresis width efficiently but incompletely. The remained hysteresis comes from the remaining purification or surfactant molecules, which has been proved by experiments with CNT FET [123].

For graphene, Ga ion irradiation has been certified as an effective way to degrade hysteresis by controlling the dose. When choosing the appropriate dwell time, most defects coalesced, resulting in a high tunneling barrier. Thus, the electron-trapping probability declined, and the hysteresis value degraded [54].

#### 4.2.3. New Process

Next, we introduce several new methods. For graphene, it is significant to avoid the contact with water and remove residues. Three categories as wet transfer, semi-dry transfer and dry transfer are proposed as main method in previous improvement. This is also appropriate to CNT FET. Apart from that, printing and self-alignment shadow mask are also the focus of attention. The comparison of hysteresis result by different methods are listed in the Appendix B Tables A3 and A4.

#### Carbon Nanotube

The dry transfer method applies to CNT, which is similar to graphene. It optimizes the fabrication steps by laminating CNT and substrate by annealing and vacuumizing [78].

Printing as a new method is used to make hysteresis-free and flexible substrates by aerosol jet printing techniques or inverse gravure printing techniques, etc. [108,122]. Changyong Cao et al. developed the fabrication processes for completely printed CNT, in

which ultra-thin polyimide film (Kapton) functions as the substrate and xdi-dcsis (a blend of PVP/pMSSQ) works as dielectric ink. Based on the water contact angle comparison, previous study demonstrated the contact angle of the spin-coated dielectric film ( $84.3^\circ$ ) is slightly smaller than that of the printed film ( $90.8^\circ$ ) [108]. It is suggested this contact-angle difference is because of the difference in surface roughness. Thus, this method is also helpful to eliminate the threshold voltage gap. Furthermore, extra advantages as excellent performance (such as high on-off ratio) and extreme bendability are available by this way [122].


The self-alignment shadow mask is a great candidate to deposit metal or the passivation layer. They have tapered contact geometry or suspended geometry so as to avoid charge traps or polar molecules caused by contact [89,124]. In addition, fabricating a metallic gate between the suspended area and dielectric with utilization of self-alignment is an effective way to avoid hysteretic phenomena. In this method, the influence of the oxide edge generated by the oxide substrate is diminished [23].

### Graphene

We find that the process detail of separation and transferring is a key step in obtaining great performance devices. Therefore, we classify the treatments reported in previous papers into wet transfer, semi-dry transfer and dry transfer. The traditional transfer way is carried out by separating copper and graphene with the PMMA supporter by etchant solution or bubbles. Then, the film is transferred to the target substrate in water. Several researchers changed the transfer media from water to IPA and anneal in UHV at  $300^\circ\text{C}$ ; all these processes work as methods to remove the residual charges and change the interface bonding in order to improve transport performance, such as making the electrical curve symmetrical and reducing CNP difference [95,103]. Replacing deionized water with ammonia flow after etching copper film is proven to be an effective way to improve the electrical performance of the device. FETs display the zero Dirac point, symmetrical transport characteristics and better electrical mobility because of the existence of  $\text{Fe}^{3+}$  help remove the extra  $\text{Cu}^{2+}$  dopant [125]. Transferring graphene to the target substrate by using Kapton tape as supporter contributes to avoiding the attachment with water in the back-end process, which we called a semi-dry transfer [53]. The difference between the traditional wet transfer and the semi-dry transfer is illustrated in Figure 11a. This result demonstrates that the semi-dry transfer graphene FET has less p-type behavior and hysteresis [53].

Dry transfer and direct transfer avoid the contacts of graphene with water at the interface; researchers retrieved the graphene layer through carrier and stamp which are retracted after heating and pressure, as depicted in Figure 11b [92,95,125]. PVA (poly(vinyl alcohol)) and PMMA are two representative materials functioning as the supportive and protective layer. PDMS [125] or thermal release tape (TRT) work as stamp in FET fabrication. Similarly,  $\text{Al}_2\text{O}_3$  deposition films is conducive to confirm the completeness and effectiveness of the transferred film [92]. The establishment of the PEN (polyethylene-naphthalate) structure (as shown in Figure 11c) is available for the transfer step under vacuum conditions [95]. The top frame is made by PEN and the supporting frame is made by kapton tap. The stacked kapton is used to control the gap between substrate and graphene. Under these conditions, voluntary bonding is initiated at a specific temperature range [95]. Apart from that, a thicker layer of ALD metal oxide (such as 100 nm of either alumina, hafnia or titania) can be used to transfer graphene directly in order to avoid the influence from polymer residues.

Finally, it is commonly believed that graphene grown through chemical methods, such as chemical vapor deposition, is more defective than mechanically exfoliated graphene, which causes more structural defects and results in hysteresis. Experiments have proven that it is possible to produce high-quality graphene, similar to exfoliated graphene, with careful control of the parameters in CVD growth with higher methane partial pressure [49]. Catalytic chemical vapor deposition (CCVD) is a novel method in which to directly grow bilayer graphene field-effect transistors, but the hysteresis width is large compared with other methods in the current study [61].



**Figure 11.** (a) Process of traditional wet transfer and semi-dry transfer [53]; (b) process of dry transfer [125]; (c) schematic of the structure to transfer graphene with PEN frame [95]; (d)  $\Delta V_{Dirac}$  and  $V_{Dirac}$  of Graphene with new process of dry transfer and wet transfer [92,95,103,125].

### 5. Conclusions

Gate hysteresis is a common phenomenon which can be observed in low-dimensional material (such as CNT, graphene, GNR, MoS<sub>2</sub>, WS<sub>2</sub>, etc.) that may not be beneficial to electronic transistors. In devices, hysteresis should be avoided or controlled. In traditional semiconductor device, hysteresis should be avoided or mitigated because of instabilities and non-uniformity introduced by hysteresis in integrated circuits. In contrast, controllable hysteretic behavior in 2D material FETs has great potentials for various applications, such as sensors and nonvolatile memory devices [16].

In this paper, we summarize several mechanisms related to the formation of hysteresis at surface, interface and dielectric, factors correlated with device characteristics, environment and measurement and also improvements against certain causes. The mechanism

difference between CNT and graphene originating from these characteristics, such as band structure, contact and dimension, are illustrated.

For improvement, water molecules play a vital role at the surface and interface. Because of this, deposition and encapsulation could significantly remove hysteresis. It is worth noting that most of the deposition and encapsulation could not reach the aim of hysteresis-free devices, and sometimes water molecules can penetrate the cover layer, especially at higher temperature in ambient condition. In addition, because of the existence of the extra layer, the electrical field lines may deviate from the plane capacitor. This generates extra problems related to the model. Heating and annealing in a vacuum or in other gas ambient under controlled temperature is helpful to remove physisorbed and chemisorbed water molecules quickly and conveniently. However, it should be noted that the atmosphere gas molecules could also introduce hysteresis because of doping effects. It is clear that chemical and physical improvements reduce adsorbates such as photoresist. This kind of adsorbates could cause charge injection at the interface and it needs to be strictly controlled. A changing dielectric is one method to eliminate hysteresis induced by the oxide interface and bulk, which are related to tunneling at the interface and breakdown in the dielectric. Apart from that, many new processes such as dry transfer, semi-dry transfer etching copper, self-aligned fabrication method and jet print improve hysteresis to different degrees.


Overall, many researchers have explored distinct methods to remove hysteresis caused by the interface and the surface; almost no one try to control the delaying width by solving problems caused by three parts simultaneously. Fabricating hysteresis-free or hysteresis-controlled devices with high quality and a large area is still a difficult problem we need to solve and confront.

**Author Contributions:** Conceptualization, Y.-X.L. and C.-T.L.; formal analysis, M.-H.T.; investigation, K.-C.L.; writing—original draft preparation, Y.-X.L.; writing—review and editing, Y.-X.L. and C.-T.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work is funded by Ministry of Science and Technology (MOST) in Taiwan (108-2221-E-002-162, 110-2221-E-002-114-MY3 and 110-2221-E-002-232-MY3).

**Conflicts of Interest:** The authors declare no conflict of interest.

### Appendix A



**Figure A1.** Different characteristics related to distinct mechanisms between CNT and graphene.

## Appendix B

**Table A1.** Improvement on hysteresis of CNT with deposition and passivation.

	Material	$\Delta V_{\text{Dirac}}$	$\Delta V_{\text{Dirac}}/\Delta V_{\text{Dirac initial}}$	Reference
Deposition	APTES	0.5	6%	[91]
	OTS	0	0%	[27]
Passivation	Parylene-C (100 nm)	6	60%	[38]
	Parylene-C (500 nm)	1.3	37.14%	[83]
	PMMA (spin coating)	5.5	16.50%	[78]
	PMMA (dry-transfer method)	1	3.00%	[78]
	PVDF-TrFE ( $\approx 100$ nm)	0.5	25%	[84]
	CYTOP (90 nm)	0.2	12.50%	[83]
	Teflon-AF (100 nm)	0.1	6.25%	[83]
	Al <sub>2</sub> O <sub>3</sub> (40 nm) (suspended under new process)	9	$\infty$	[89]
NaPSS Coating (<10 nm)	$\approx 5$	$\approx 500\%$	[88]	
Deposition and Passivation	h-BN (Bottom) (30 nm) + Teflon (Top) (40 nm)	1–3	38.1%	[90]
	h-BN (Bottom) (45 nm) + Teflon (Top) (40 nm)	<1	19.0%	[90]
	h-BN (Bottom) (80 nm) + Teflon (Top) (80 nm)	0.1	1.9%	[90]

**Table A2.** Improvement on hysteresis of graphene with deposition and passivation.

	Material	$\Delta V_{\text{Dirac}}$	$\Delta V_{\text{Dirac}}/\Delta V_{\text{Dirac initial}}$	Reference
Deposition	HMDS	$\approx 0$	$\approx 0$	[32]
	OTS	N/A	N/A	[32]
	Parylene-C (168 nm)	$\approx 0$	$\approx 0$	[39]
	h-BN + annealing	$\approx 0$	$\approx 0$	[102]
	CYTOP (7 nm)	3–4	17.5%	[104]
	black phosphorus	0	N/A	[80]
Passivation	Al <sub>2</sub> O <sub>3</sub> (30 nm)	18	$\approx 30\%$	[36]
	Al <sub>2</sub> O <sub>3</sub> (30 nm) + Pulse measurement (pulse width = 10 ms)	4.3	25.3%	[21]
	Al <sub>2</sub> O <sub>3</sub> (30 nm) + Pulse measurement (pulse width = 1 ms)	$\approx 7.5$	47.5%	[12]
	Al <sub>2</sub> O <sub>3</sub> (40 nm) deposition after PMMA transfer	$\approx 5$	$\approx 21.9\%$	[92]
	Al <sub>2</sub> O <sub>3</sub> (40 nm) deposition before transfer (new process)	$\approx 0.8$	$\approx 3.5\%$	[92]
	Al <sub>2</sub> O <sub>3</sub> stamp)			

**Table A3.** Improvement on hysteresis of CNT with new process.

New Process	Specific Way	$\Delta V_{\text{Dirac}}$	$V_{\text{Dirac}}$ (V)	Gate Range (V)	Reference
Dry transfer	PMMA transfer	1	$\approx 24$	−30–30	[78]
Full printed	Aerosol jet printing	$\approx 0$	$\approx 5$	−10–10	[122]
	Inverse gravure printing (bottom gate)	2.4	2.3	−40–40	[108]
	Inverse gravure printing (top gate)	0.23	−12.5	−40–40	[108]
Self-aligned shadow mask	Tapered contact pattern	0	$\approx 20$	−10–−25	[124]
	Contactless pattern	0	N/A	−20–20	[89]
	Self-aligned metallic gate	0	N/A	−2–2	[23]

**Table A4.** Improvement on hysteresis of graphene with new process.

New Process	Specific Way	$\Delta V_{\text{Dirac}}$	$V_{\text{Dirac}}$ (V)	Gate Range (V)	Reference
Dry transfer	PVA stamp (PVA+PDMS)	0.057 ( $\pm 0.026$ )	−0.11 ( $\pm 0.17$ )	−3–3	[125]
	Al <sub>2</sub> O <sub>3</sub> stamp (Al <sub>2</sub> O <sub>3</sub> +PVA+TRT)	$\approx 0.8$	$\approx 0.967$	−40–70	[92]
	PEN frame (special stamp structure) in vacuum transfer	$\approx 0.6$	$\approx 0.8$	−40–40	[95]
Semi-dry transfer	Kaplon Tape stamp + (NH <sub>4</sub> ) <sub>2</sub> S <sub>2</sub> O <sub>8</sub> etching copper	$\approx 20$	19	−100–100	[53]
Wet transfer	DI-transfer	$\approx 1.6$	$\approx 11$	−40–40	[95]
	IPA-transfer+anneal in UHV at 300 °C	$\approx 0.8$	$\approx 6.5$	−40–40	[95,103]
	etching copper foil with FeCl <sub>3</sub> rinse	$\approx 0$	1–2	−20–20	[125]
Growth improvement	CVD with higher methane pressure	4.81	25.64–20.83	−100–100	[49]
	CCVD	16.8 ( $\pm 3.36$ )	−6–11	−15–15	[61]

## References

- Novoselov, K.S.; Geim, A.K.; Morozov, S.V.; Jiang, D.; Zhang, Y.; Dubonos, S.V.; Grigorieva, I.V.; Firsov, A.A. Electric field effect in atomically thin carbon films. *Science* **2004**, *306*, 666–669. [\[CrossRef\]](#)
- Sun, D.M.; Liu, C.; Ren, W.C.; Cheng, H.M. A review of carbon nanotube-and graphene-based flexible thin-film transistors. *Small* **2013**, *9*, 1188–1205. [\[CrossRef\]](#)
- Zhong, Y.; Zhen, Z.; Zhu, H. Graphene: Fundamental research and potential applications. *FlatChem* **2017**, *4*, 20–32. [\[CrossRef\]](#)
- Liu, W.W.; Chai, S.-P.; Mohamed, A.R.; Hashim, U. Synthesis and characterization of graphene and carbon nanotubes: A review on the past and recent developments. *J. Ind. Eng. Chem.* **2014**, *20*, 1171–1185. [\[CrossRef\]](#)
- Wang, J.; Mu, X.; Sun, M. The Thermal, Electrical and Thermoelectric Properties of Graphene Nanomaterials. *Nanomaterials* **2019**, *9*, 218. [\[CrossRef\]](#)
- Geim, A.K. Graphene: Status and Prospects. *Science* **2009**, *324*, 1530–1534. [\[CrossRef\]](#)
- Moghadam, A.D.; Omrani, E.; Menezes, P.L.; Rohatgi, P.K. Mechanical and tribological properties of self-lubricating metal matrix nanocomposites reinforced by carbon nanotubes (CNTs) and graphene—A review. *Compos. Part B Eng.* **2015**, *77*, 402–420. [\[CrossRef\]](#)
- Tsai, M.-H.; Lin, C.-H.; Chen, W.-T.; Huang, C.-H.; Woon, W.-Y.; Lin, C.-T. Temperature Effect of Low-Damage Plasma for Nitrogen-Modification of Graphene. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 121007. [\[CrossRef\]](#)
- Vijayaraghavan, A.; Kar, S.; Soldano, C.; Talapatra, S.; Nalamasu, O.; Ajayan, P.M. Charge-injection-induced dynamic screening and origin of hysteresis in field-modulated transport in single-wall carbon nanotubes. *Appl. Phys. Lett.* **2006**, *89*, 162108. [\[CrossRef\]](#)
- Lin, C.-H.; Chen, W.-T.; Huang, C.-H.; Woon, W.-Y.; Lin, C.-T. Effects of  $\pi$ -electron in humidity sensing of artificially stacked graphene bilayers modified with carboxyl and hydroxyl groups. *Sens. Actuators B Chem.* **2019**, *301*, 127020. [\[CrossRef\]](#)



11. Zhan, B.; Li, C.; Yang, J.; Jenkins, G.; Huang, W.; Dong, X. Graphene Field-Effect Transistor and Its Application for Electronic Sensing. *Small* **2014**, *10*, 4042–4065. [[CrossRef](#)]
12. Lee, Y.G.; Kang, C.G.; Cho, C.; Kim, Y.; Hwang, H.J.; Lee, B.H. Quantitative analysis of hysteretic reactions at the interface of graphene and SiO<sub>2</sub> using the short pulse I–V method. *Carbon* **2013**, *60*, 453–460. [[CrossRef](#)]
13. Romero, H.E.; Shen, N.; Joshi, P.; Gutierrez, H.R.; Tadigadapa, S.A.; Sofu, J.O.; Eklund, P.C. n-Type Behavior of Graphene Supported on Si/SiO<sub>2</sub> Substrates. *ACS Nano* **2008**, *2*, 2037–2044. [[CrossRef](#)]
14. Kim, W.; Javey, A.; Vermesh, O.; Wang, Q.; Li, A.Y.; Dai, H. Hysteresis Caused by Water Molecules in Carbon Nanotube Field-Effect Transistors. *Nano Lett.* **2003**, *3*, 193–198. [[CrossRef](#)]
15. Tries, A.; Richter, N.; Chen, Z.; Narita, A.; Müllen, K.; Wang, H.I.; Bonn, M.; Kläui, M. Hysteresis in graphene nanoribbon field-effect devices. *Phys. Chem. Chem. Phys.* **2020**, *22*, 5667–5672. [[CrossRef](#)]
16. Late, D.J.; Liu, B.; Matte, H.S.S.R.; Dravid, V.P.; Rao, C.N.R. Hysteresis in Single-Layer MoS<sub>2</sub> Field Effect Transistors. *ACS Nano* **2012**, *6*, 5635–5641. [[CrossRef](#)]
17. Vu, Q.A.; Fan, S.; Lee, S.H.; Joo, M.-K.; Yu, W.J.; Lee, Y.H. Near-zero hysteresis and near-ideal subthreshold swing in h-BN encapsulated single-layer MoS<sub>2</sub> field-effect transistors. *2D Mater.* **2018**, *5*, 031001. [[CrossRef](#)]
18. Shu, J.; Wu, G.; Guo, Y.; Liu, B.; Wei, X.; Chen, Q. The intrinsic origin of hysteresis in MoS<sub>2</sub> field effect transistors. *Nanoscale* **2016**, *8*, 3049–3056. [[CrossRef](#)]
19. Lan, C.; Kang, X.; Meng, Y.; Wei, R.; Bu, X.; Yip, S.; Ho, J.C. The origin of gate bias stress instability and hysteresis in monolayer WS<sub>2</sub> transistors. *Nano Res.* **2020**, *13*, 3278–3285. [[CrossRef](#)]
20. Illarionov, Y.Y.; Smithe, K.K.H.; Walzl, M.; Knobloch, T.; Pop, E.; Grasser, T. Improved Hysteresis and Reliability of MoS<sub>2</sub> Transistors with High-Quality CVD Growth and Al<sub>2</sub>O<sub>3</sub> Encapsulation. *IEEE Electron Device Lett.* **2017**, *38*, 1763–1766. [[CrossRef](#)]
21. Lee, Y.G.; Kang, C.G.; Jung, U.J.; Kim, J.J.; Hwang, H.J.; Chung, H.-J.; Seo, S.; Choi, R.; Lee, B.H. Fast transient charging at the graphene/SiO<sub>2</sub> interface causing hysteretic device characteristics. *Appl. Phys. Lett.* **2011**, *98*, 183508. [[CrossRef](#)]
22. Ong, H.G.; Cheah, J.W.; Zou, X.; Li, B.; Cao, X.H.; Tantang, H.; Li, L.-J.; Zhang, H.; Han, G.C.; Wang, J. Origin of hysteresis in the transfer characteristic of carbon nanotube field effect transistor. *J. Phys. D Appl. Phys.* **2011**, *44*, 285301. [[CrossRef](#)]
23. Shlafman, M.; Tabachnik, T.; Shtempluk, O.; Razin, A.; Kochetkov, V.; Yaish, Y.E. Self aligned hysteresis free carbon nanotube field-effect transistors. *Appl. Phys. Lett.* **2016**, *108*, 163104. [[CrossRef](#)]
24. Lin, C.-H.; Tsai, M.-S.; Chen, W.-T.; Hong, Y.-Z.; Chien, P.-Y.; Huang, C.-H.; Woon, W.-Y.; Lin, C.-T. A low-damage plasma surface modification method of stacked graphene bilayers for configurable wettability and electrical properties. *Nanotechnology* **2019**, *30*, 245709. [[CrossRef](#)]
25. Rispal, L.; Tschischke, T.; Yang, H.; Schwalke, U. Polymethyl Methacrylate Passivation of Carbon Nanotube Field-Effect Transistors: Novel Self-Aligned Process and Effect on Device Transfer Characteristic Hysteresis. *Jpn. J. Appl. Phys.* **2008**, *47*, 3287–3291. [[CrossRef](#)]
26. Lee, J.S.; Ryu, S.; Yoo, K.; Choi, I.S.; Yun, W.S.; Kim, J. Origin of Gate Hysteresis in Carbon Nanotube Field-Effect Transistors. *J. Phys. Chem. C* **2007**, *111*, 12504–12507. [[CrossRef](#)]
27. McGill, S.A.; Rao, S.G.; Manandhar, P.; Xiong, P.; Hong, S. High-performance, hysteresis-free carbon nanotube field-effect transistors via directed assembly. *Appl. Phys. Lett.* **2006**, *89*, 163123. [[CrossRef](#)]
28. Xia, F.; Farmer, D.B.; Lin, Y.-M.; Avouris, P. Graphene Field-Effect Transistors with High On/Off Current Ratio and Large Transport Band Gap at Room Temperature. *Nano Lett.* **2010**, *10*, 715–718. [[CrossRef](#)]
29. Ryu, S.; Liu, L.; Berciaud, S.; Yu, Y.-J.; Liu, H.; Kim, P.; Flynn, G.W.; Brus, L.E. Atmospheric Oxygen Binding and Hole Doping in Deformed Graphene on a SiO<sub>2</sub> Substrate. *Nano Lett.* **2010**, *10*, 4944–4951. [[CrossRef](#)]
30. Woo, H.J.; Kim, S.; Choi, Y.-J.; Cho, J.H.; Kim, S.H.; Song, Y.J. Inhomogeneous work-function hysteresis in chemical vapor deposition-grown graphene field-effect devices. *Carbon* **2021**, *173*, 594–599. [[CrossRef](#)]
31. Xu, H.; Chen, Y.; Zhang, J.; Zhang, H. Investigating the Mechanism of Hysteresis Effect in Graphene Electrical Field Device Fabricated on SiO<sub>2</sub> Substrates using Raman Spectroscopy. *Small* **2012**, *8*, 2833–2840. [[CrossRef](#)]
32. Lafkioti, M.; Krauss, B.; Lohmann, T.; Zschieschang, U.; Klauk, H.; Klitzing, K.V.; Smet, J.H. Graphene on a Hydrophobic Substrate: Doping Reduction and Hysteresis Suppression under Ambient Conditions. *Nano Lett.* **2010**, *10*, 1149–1153. [[CrossRef](#)]
33. Nagamura, N.; Fukidome, H.; Nagashio, K.; Horiba, K.; Ide, T.; Funakubo, K.; Tashima, K.; Toriumi, A.; Suemitsu, M.; Horn, K.; et al. Influence of interface dipole layers on the performance of graphene field effect transistors. *Carbon* **2019**, *152*, 680–687. [[CrossRef](#)]
34. Kathalingam, A.; Senthilkumar, V.; Rhee, J.-K. Hysteresis I–V nature of mechanically exfoliated graphene FET. *J. Mater. Sci. Mater. Electron.* **2014**, *25*, 1303–1308. [[CrossRef](#)]
35. Liao, Z.-M.; Han, B.-H.; Zhou, Y.-B.; Yu, D.-P. Hysteresis reversion in graphene field-effect transistors. *J. Chem. Phys.* **2010**, *133*, 44703. [[CrossRef](#)]
36. Kang, C.G.; Lee, Y.G.; Lee, S.K.; Park, E.; Cho, C.; Lim, S.K.; Hwang, H.J.; Lee, B.H. Mechanism of the effects of low temperature Al<sub>2</sub>O<sub>3</sub> passivation on graphene field effect transistors. *Carbon* **2013**, *53*, 182–187. [[CrossRef](#)]
37. Pinto, H.; Markevich, A. Electronic and electrochemical doping of graphene by surface adsorbates. *Beilstein J. Nanotechnol.* **2014**, *5*, 1842–1848. [[CrossRef](#)]
38. Aguirre, C.M.; Levesque, P.L.; Paillet, M.; Lapointe, F.; St-Antoine, B.C.; Desjardins, P.; Martel, R. The Role of the Oxygen/Water Redox Couple in Suppressing Electron Conduction in Field-Effect Transistors. *Adv. Mater.* **2009**, *21*, 3087–3091. [[CrossRef](#)]

39. Levesque, P.L.; Sabri, S.S.; Aguirre, C.M.; Guillemette, J.; Sij, M.; Desjardins, P.; Szkopek, T.; Martel, R. Probing Charge Transfer at Surfaces Using Graphene Transistors. *Nano Lett.* **2011**, *11*, 132–137. [[CrossRef](#)]
40. Romero, H.E.; Sumanasekera, G.U.; Mahan, G.D.; Eklund, P.C. Thermoelectric power of single-walled carbon nanotube films. *Phys. Rev. B* **2002**, *65*, 205410. [[CrossRef](#)]
41. Shi, Y.; Fang, W.; Zhang, K.; Zhang, W.; Li, L.-J. Photoelectrical Response in Single-Layer Graphene Transistors. *Small* **2009**, *5*, 2005–2011. [[CrossRef](#)]
42. Hong, G.; Han, Y.; Schutzius, T.; Wang, Y.; Pan, Y.; Hu, M.; Jie, J.; Sharma, C.S.; Müller, U.; Poulidakos, D. On the Mechanism of Hydrophilicity of Graphene. *Nano Lett.* **2016**, *16*, 4447–4453. [[CrossRef](#)]
43. Bartosik, M.; Mach, J.; Piastek, J.; Nezval, D.; Konečný, M.; Švarc, V.; Ensslin, K.; Sikola, T. The mechanism and suppression of physisorbed-water caused hysteresis in graphene FET sensors. *ACS Sens.* **2020**, *5*, 2940–2949. [[CrossRef](#)]
44. Gaiduk, A.P.; Pham, T.A.; Govoni, M.; Paesani, F.; Galli, G. Electron affinity of liquid water. *Nat. Commun.* **2018**, *9*, 247. [[CrossRef](#)]
45. Veligura, A.; Zomer, P.J.; Vera-Marun, I.J.; Józsa, C.; Gordiichuk, P.I.; van Wees, B.J. Relating hysteresis and electrochemistry in graphene field effect transistors. *J. Appl. Phys.* **2011**, *110*, 113708. [[CrossRef](#)]
46. Choi, W.; Seo, Y.-S.; Park, J.-Y.; Kim, K.B.; Jung, J.; Lee, N.; Seo, Y.; Hong, S. Effect of Annealing in Ar/H<sub>2</sub> Environment on Chemical Vapor Deposition-Grown Graphene Transferred With Poly (Methyl Methacrylate). *IEEE Trans. Nanotechnol.* **2015**, *14*, 70–74. [[CrossRef](#)]
47. Liu, K.; Guo, J.; Fu, W.; Chen, J. Deep vacancy induced low-density fluxional interfacial water. *Phys. Rev. Res.* **2021**, *3*, L042014. [[CrossRef](#)]
48. Veenhuis, R.B.H.; van der Wouden, E.J.; van Nieuwkastele, J.W.; van den Berg, A.; Eijkel, J.C.T. Field-effect based attomole titrations in nanoconfinement. *Lab Chip* **2009**, *9*, 3472–3480. [[CrossRef](#)]
49. Bharadwaj, B.K.; Chandrasekar, H.; Nath, D.; Pratap, R.; Raghavan, S. Intrinsic limits of channel transport hysteresis in graphene-SiO<sub>2</sub> interface and its dependence on graphene defect density. *J. Phys. D Appl. Phys.* **2016**, *49*, 265301. [[CrossRef](#)]
50. Park, R.S.; Shulaker, M.M.; Hills, G.; Liyanage, L.S.; Lee, S.; Tang, A.; Mitra, S.; Wong, H.-S.P. Hysteresis in Carbon Nanotube Transistors: Measurement and Analysis of Trap Density, Energy Level, and Spatial Distribution. *ACS Nano* **2016**, *10*, 4599–4608. [[CrossRef](#)]
51. Franklin, A.D.; Tulevski, G.S.; Han, S.J.; Shahrjerdi, D.; Cao, Q.; Chen, H.-Y.; Wong, H.-S.P.; Haensch, W. Variability in Carbon Nanotube Transistors: Improving Device-to-Device Consistency. *ACS Nano* **2012**, *6*, 1109–1115. [[CrossRef](#)]
52. Kim, J.-S.; Kim, G.-W. Hysteresis Compensation of Piezoresistive Carbon Nanotube/Polydimethylsiloxane Composite-Based Force Sensors. *Sensors* **2017**, *17*, 229. [[CrossRef](#)]
53. Jung, S.; Yoon, H.H.; Jin, H.; Mo, K.; Choi, G.; Lee, J.; Park, H.; Park, K. Reduction of water-molecule-induced current-voltage hysteresis in graphene field effect transistor with semi-dry transfer using flexible supporter. *J. Appl. Phys.* **2019**, *125*, 184302. [[CrossRef](#)]
54. Wang, Q.; Liu, S.; Ren, N. Manipulation of transport hysteresis on graphene field effect transistors with Ga ion irradiation. *Appl. Phys. Lett.* **2014**, *105*, 133501–133505. [[CrossRef](#)]
55. Imam, S.A.; Sabri, S.; Szkopek, T. Low-frequency noise and hysteresis in graphene field-effect transistors on oxide. *Micro Nano Lett.* **2010**, *5*, 37–41. [[CrossRef](#)]
56. Alexander-Webber, J.A.; Sagade, A.A.; Aria, A.I.; van Veldhoven, Z.A.; Braeuninger-Weimer, P.; Wang, R.; Cabrero-Vilatela, A.; Martin, M.-B.; Sui, J.; Connolly, M.R.; et al. Encapsulation of graphene transistors and vertical device integration by interface engineering with atomic layer deposited oxide. *2D Mater.* **2017**, *4*, 011008. [[CrossRef](#)]
57. Choi, R.; Song, S.C.; Young, C.D.; Bersuker, G.; Lee, B.H. Charge trapping and detrapping characteristics in hafnium silicate gate dielectric using an inversion pulse measurement technique. *Appl. Phys. Lett.* **2005**, *87*, 122901. [[CrossRef](#)]
58. Joshi, P.; Romero, H.E.; Neal, A.; Toutam, V.K.; Tadigadapa, S.A. Intrinsic doping and gate hysteresis in graphene field effect devices fabricated on SiO<sub>2</sub> substrates. *J. Physics Condens. Matter* **2010**, *22*, 334214. [[CrossRef](#)]
59. Wang, H.; Laurenciu, N.C.; Jiang, Y.; Cotofana, S.D. Atomistic-Level Hysteresis-Aware Graphene Structures Electron Transport Model. In Proceedings of the 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 26–29 May 2019; pp. 1–5. [[CrossRef](#)]
60. Wessely, P.J.; Wessely, F.; Birinci, E.; Riedinger, B.; Schwalke, U. Hysteresis of In Situ CCVD Grown Graphene Transistors. *Electrochem. Solid-State Lett.* **2012**, *15*, K31–K34. [[CrossRef](#)]
61. Wang, H.; Wu, Y.; Cong, C.; Shang, J.; Yu, T. Hysteresis of Electronic Transport in Graphene Transistors. *ACS Nano* **2010**, *4*, 7221–7228. [[CrossRef](#)]
62. Yang, J.; Jia, K.; Su, Y.; Chen, Y.; Zhao, C. Hysteresis analysis of graphene transistor under repeated test and gate voltage stress. *J. Semicond.* **2014**, *35*, 94003. [[CrossRef](#)]
63. Hong, Y.; Wang, S.; Li, Q.; Song, X.; Wang, Z.; Zhang, X.; Besenbacher, F.; Dong, M. Interfacial icelike water local doping of graphene. *Nanoscale* **2019**, *11*, 19334–19340. [[CrossRef](#)]
64. Shi, Y.; Dong, X.; Chen, P.; Wang, J.; Li, L.-J. Effective doping of single-layer graphene from underlying SiO<sub>2</sub> substrates. *Phys. Rev. B* **2009**, *79*, 115402. [[CrossRef](#)]
65. Di Bartolomeo, A.; Giubileo, F.; Santandrea, S.; Romeo, F.; Citro, R.; Schroeder, T.; Lupina, G. Charge transfer and partial pinning at the contacts as the origin of a double dip in the transfer characteristics of graphene-based field-effect transistors. *Nanotechnology* **2011**, *22*, 275702. [[CrossRef](#)]

66. Ando, T.; Fowler, A.B.; Stern, F. Electronic properties of two-dimensional systems. *Rev. Mod. Phys.* **1982**, *54*, 437–672. [[CrossRef](#)]
67. Park, R.S.; Hills, G.; Sohn, J.; Mitra, S.; Shulaker, M.M.; Wong, H.-S.P. Hysteresis-Free Carbon Nanotube Field-Effect Transistors. *ACS Nano* **2017**, *11*, 4785–4791. [[CrossRef](#)]
68. Radosavljević, M.; Freitag, M.; Thadani, A.K.V.; Johnson, A.T. Nonvolatile Molecular Memory Elements Based on Ambipolar Nanotube Field Effect Transistors. *Nano Lett.* **2002**, *2*, 761–764. [[CrossRef](#)]
69. Hongo, H.; Nihey, F.; Yorozu, S. Relationship between carbon nanotube density and hysteresis characteristics of carbon nanotube random network-channel field effect transistors. *J. Appl. Phys.* **2010**, *107*, 094501. [[CrossRef](#)]
70. Estrada, D.; Dutta, S.; Liao, A.; Pop, E. Reduction of hysteresis for carbon nanotube mobility measurements using pulsed characterization. *Nanotechnology* **2010**, *21*, 85702. [[CrossRef](#)]
71. Cao, Q.; Xia, M.; Kocabas, C.; Shim, M.; Rogers, J.A.; Rotkin, S.V. Gate capacitance coupling of singled-walled carbon nanotube thin-film transistors. *Appl. Phys. Lett.* **2007**, *90*, 023516. [[CrossRef](#)]
72. Na, P.S.; Kim, H.; So, H.-M.; Kong, K.-J.; Chang, H.; Ryu, B.H.; Choi, Y.; Lee, J.-O.; Kim, B.-K.; Kim, J.-J.; et al. Investigation of the humidity effect on the electrical properties of single-walled carbon nanotube transistors. *Appl. Phys. Lett.* **2005**, *87*, 093101. [[CrossRef](#)]
73. Hayasaka, T.; Kubota, Y.; Liu, Y.; Lin, L. The influences of temperature, humidity, and O<sub>2</sub> on electrical properties of graphene FETs. *Sens. Actuators B Chem.* **2019**, *285*, 116–122. [[CrossRef](#)]
74. Robert-Peillard, A.; Rotkin, S.V. Modeling Hysteresis Phenomena in Nanotube Field-Effect Transistors. *IEEE Trans. Nanotechnol.* **2005**, *4*, 284–288. [[CrossRef](#)]
75. Barthold, P.; Lüdtke, T.; Schmidt, H.; Haug, R. Low-temperature hysteresis in the field effect of bilayer graphene. *New J. Phys.* **2011**, *13*, 043020. [[CrossRef](#)]
76. Basu, R.; Iannacchione, G.S. Dielectric hysteresis, relaxation dynamics, and nonvolatile memory effect in carbon nanotube dispersed liquid crystal. *J. Appl. Phys.* **2009**, *106*, 124312. [[CrossRef](#)]
77. Yang, Y.; Wang, Z.; Xu, Z.; Wu, K.; Yu, X.; Chen, X.; Meng, Y.; Li, H.; Qiu, S.; Jin, H.; et al. Low Hysteresis Carbon Nanotube Transistors Constructed via a General Dry-Laminating Encapsulation Method on Diverse Surfaces. *ACS Appl. Mater. Interfaces* **2017**, *9*, 14292–14300. [[CrossRef](#)]
78. Wang, S.; Sellin, P. Pronounced hysteresis and high charge storage stability of single-walled carbon nanotube-based field-effect transistors. *Appl. Phys. Lett.* **2005**, *87*, 133117. [[CrossRef](#)]
79. Avsar, A.; Vera-Marun, I.J.; Tan, J.Y.; Watanabe, K.; Taniguchi, T.; Neto, A.H.C.; Özyilmaz, B. Air-Stable Transport in Graphene-Contacted, Fully Encapsulated Ultrathin Black Phosphorus-Based Field-Effect Transistors. *ACS Nano* **2015**, *9*, 4138–4145. [[CrossRef](#)]
80. Ahmed, T.; Islam, S.; Paul, T.; Hariharan, N.; Elizabeth, S.; Ghosh, A. A generic method to control hysteresis and memory effect in Van der Waals hybrids. *Mater. Res. Express* **2020**, *7*, 014004. [[CrossRef](#)]
81. Jang, S.K.; Jeon, J.; Jeon, S.M.; Song, Y.J.; Lee, S. Effects of dielectric material properties on graphene transistor performance. *Solid-State Electron.* **2015**, *109*, 8–11. [[CrossRef](#)]
82. Ha, T.-J.; Kiriya, D.; Chen, K.; Javey, A. Highly Stable Hysteresis-Free Carbon Nanotube Thin-Film Transistors by Fluorocarbon Polymer Encapsulation. *ACS Appl. Mater. Interfaces* **2014**, *6*, 8441–8446. [[CrossRef](#)]
83. Jang, S.; Kim, B.; Geier, M.L.; Prabhumirashi, P.L.; Hersam, M.C.; Dodabalapur, A. Fluoropolymer coatings for improved carbon nanotube transistor device and circuit performance. *Appl. Phys. Lett.* **2014**, *105*, 122107. [[CrossRef](#)]
84. Lefebvre, J.; Ding, J.; Li, Z.; Cheng, F.; Du, N.; Malenfant, P.R.L. Hysteresis free carbon nanotube thin film transistors comprising hydrophobic dielectrics. *Appl. Phys. Lett.* **2015**, *107*, 243301. [[CrossRef](#)]
85. Dai, H. Carbon nanotubes: Opportunities and chall. *Surf. Sci.* **2002**, *500*, 218–241. [[CrossRef](#)]
86. Jia, X.; McCarthy, T.J. Buried Interface Modification Using Supercritical Carbon Dioxide. *Langmuir* **2002**, *18*, 683–687. [[CrossRef](#)]
87. Bradley, K.; Cumings, J.; Star, A.; Gabriel, J.P.; Grüner, G. Influence of Mobile Ions on Nanotube Based FET Devices. *Nano Lett.* **2003**, *3*, 639–641. [[CrossRef](#)]
88. Muoth, M.; Döring, V.; Hierold, C. Gate hysteresis originating from atomic layer deposition of Al<sub>2</sub>O<sub>3</sub> onto suspended carbon nanotube field-effect transistors. *Phys. Status Solidi (b)* **2011**, *248*, 2664–2667. [[CrossRef](#)]
89. Kumar, S.; Dagli, D.; Dehm, S.; Das, C.; Wei, L.; Chen, Y.; Hennrich, F.; Krupke, R. Vanishing Hysteresis in Carbon Nanotube Transistors Embedded in Boron Nitride/Polytetrafluoroethylene Heterolayers. *Phys. Status Solidi (RRL)-Rapid Res. Lett.* **2020**, *14*, 2000193. [[CrossRef](#)]
90. Hu, P.; Zhang, C.; Fasoli, A.; Scardaci, V.; Pisana, S.; Hasan, T.; Robertson, J.; Milne, W.; Ferrari, A. Hysteresis suppression in self-assembled single-wall nanotube field effect transistors. *Phys. E Low-Dimens. Syst. Nanostruct.* **2008**, *40*, 2278–2282. [[CrossRef](#)]
91. Cabrero-Vilatela, A.; Alexander-Webber, J.A.; Sagade, A.A.; Aria, A.I.; Braeuninger-Weimer, P.; Martin, M.-B.; Weatherup, R.S.; Hofmann, S. Atomic layer deposited oxide films as protective interface layers for integrated graphene transfer. *Nanotechnology* **2017**, *28*, 485201. [[CrossRef](#)]
92. Ahn, Y.; Kim, J.; Ganorkar, S.; Kim, Y.-H.; Kim, S.-I. Thermal annealing of graphene to remove polymer residues. *Mater. Express* **2016**, *6*, 69–76. [[CrossRef](#)]
93. Sagade, A.A.; Neumaier, D.; Schall, D.; Otto, M.; Pesquera, A.; Centeno, A.; Elorza, A.Z.; Kurza, H. Highly air stable passivation of graphene based field effect devices. *Nanoscale* **2015**, *7*, 3558–3564. [[CrossRef](#)]

94. Lee, S.; Lee, S.K.; Kang, C.G.; Cho, C.; Lee, Y.G.; Jung, U.; Lee, B.H. Graphene transfer in vacuum yielding a high quality graphene. *Carbon* **2015**, *93*, 286–294. [[CrossRef](#)]
95. Shi, X.; Dong, G.; Fang, M.; Wang, F.; Lin, H.; Yen, W.-C.; Chan, K.S.; Chueh, Y.-L.; Ho, J.C. Selective n-type doping in graphene via the aluminium nanoparticle decoration approach. *J. Mater. Chem. C* **2014**, *2*, 5417–5421. [[CrossRef](#)]
96. Liu, B.; Chiu, I.-S.; Lai, C.-S. Improvements on thermal stability of graphene and top gate graphene transistors by Ar annealing. *Vacuum* **2017**, *137*, 8–13. [[CrossRef](#)]
97. Deng, X.; Herranz, T.; Weis, C.; Bluhm, H.; Salmeron, M. Adsorption of Water on Cu<sub>2</sub>O and Al<sub>2</sub>O<sub>3</sub> Thin Films. *J. Phys. Chem. C* **2008**, *112*, 9668–9672. [[CrossRef](#)]
98. Feng, T.; Xie, D.; Zhao, H.; Li, G.; Xu, J.; Ren, T.; Zhu, H. Tunable transport characteristics of p-type graphene field-effect transistors by poly(ethylene imine) overlayer. *Carbon* **2014**, *77*, 424–430. [[CrossRef](#)]
99. Schedin, F.; Geim, A.K.; Morozov, S.V.; Hill, E.W.; Blake, P.; Katsnelson, M.I.; Novoselov, K.S. Detection of individual gas molecules adsorbed on graphene. *Nat. Mater.* **2007**, *6*, 652–655. [[CrossRef](#)]
100. Burson, K.M.; Cullen, W.G.; Adam, S.; Dean, C.R.; Watanabe, K.; Taniguchi, T.; Kim, P.; Fuhrer, M.S. Direct Imaging of Charged Impurity Density in Common Graphene Substrates. *Nano Lett.* **2013**, *13*, 3576–3580. [[CrossRef](#)]
101. Xu, H.; Wu, J.; Chen, Y.; Zhang, H.; Zhang, J. Substrate Engineering by Hexagonal Boron Nitride/SiO<sub>2</sub> for Hysteresis-Free Graphene FETs and Large-Scale Graphene p-n Junctions. *Chem.-Asian J.* **2013**, *8*, 2446–2452. [[CrossRef](#)]
102. Chan, J.; Venugopal, A.; Pirkle, A.; McDonnell, S.; Hinojos, D.; Magnuson, C.W.; Ruoff, R.S.; Colombo, L.; Wallace, R.M.; Vogel, E.M. Reducing Extrinsic Performance Limiting Factors in Graphene Grown by Chemical Vapor Deposition. *ACS Nano* **2012**, *6*, 3224–3229. [[CrossRef](#)]
103. Shin, W.C.; Seo, S.; Cho, B.J. Highly air-stable electrical performance of graphene field effect transistors by interface engineering with amorphous fluoropolymer. *Appl. Phys. Lett.* **2011**, *98*, 153505. [[CrossRef](#)]
104. Unarunotai, S.; Murata, Y.; Chialvo, C.E.; Kim, H.-S.; MacLaren, S.; Mason, N.; Petrov, I.; Rogers, J.A. Transfer of graphene layers grown on SiC wafers to other substrates and their integration into field effect transistors. *Appl. Phys. Lett.* **2009**, *95*, 202101. [[CrossRef](#)]
105. Nagashio, K.; Yamashita, T.; Fujita, J.; Nishimura, T.; Kita, K.; Toriumi, A. Impacts of graphene/SiO<sub>2</sub> interaction on FET mobility and Raman spectra in mechanically exfoliated graphene films. In Proceedings of the 2010 International Electron Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; pp. 23.4.1–23.4.4. [[CrossRef](#)]
106. Mayorov, A.S.; Gorbachev, R.V.; Morozov, S.V.; Britnell, L.; Jalil, R.; Ponomarenko, L.A.; Blake, P.; Novoselov, K.S.; Watanabe, K.; Taniguchi, T.; et al. Micrometer-Scale Ballistic Transport in Encapsulated Graphene at Room Temperature. *Nano Lett.* **2011**, *11*, 2396–2399. [[CrossRef](#)]
107. Cao, C.; Andrews, J.B.; Franklin, A.D. Completely Printed, Flexible, Stable, and Hysteresis-Free Carbon Nanotube Thin-Film Transistors via Aerosol Jet Printing. *Adv. Electron. Mater.* **2017**, *3*, 1700057. [[CrossRef](#)]
108. Choi, W.B.; Chae, S.; Bae, E.; Lee, J.-W.; Cheong, B.-H.; Kim, J.-R.; Kim, J.-J. Carbon-nanotube-based nonvolatile memory with oxide–nitride–oxide film and nanoscale channel. *Appl. Phys. Lett.* **2003**, *82*, 275–277. [[CrossRef](#)]
109. Lee, C.H.; Kang, K.T.; Park, K.S.; Kim, M.S.; Kim, H.S.; Fischer, J.E.; Johnson, A.T.; Kim, H.G. The Nano-Memory Devices of a Single Wall and Peapod Structural Carbon Nanotube Field Effect Transistor. *Jpn. J. Appl. Phys.* **2003**, *42*, 5392–5394. [[CrossRef](#)]
110. Rinkio, M.; Zavodchikova, M.Y.; Törmä, P.; Johansson, A. Effect of humidity on the hysteresis of single walled carbon nanotube field-effect transistors. *Phys. Status Solidi (b)* **2008**, *245*, 2315–2318. [[CrossRef](#)]
111. Hong, X.; Posadas, A.; Zou, K.; Ahn, C.H.; Zhu, J. High-Mobility Few-Layer Graphene Field Effect Transistors Fabricated on Epitaxial Ferroelectric Gate Oxides. *Phys. Rev. Lett.* **2009**, *102*, 136808. [[CrossRef](#)]
112. Chen, F.; Xia, J.; Ferry, D.K.; Tao, N. Dielectric Screening Enhanced Performance in Graphene FET. *Nano Lett.* **2009**, *9*, 2571–2574. [[CrossRef](#)]
113. Nan, H.Y.; Ni, Z.H.; Wang, J.; Zafar, Z.; Shi, Z.X.; Wang, Y.Y. The thermal stability of graphene in air investigated by Raman spectroscopy. *J. Raman Spectrosc.* **2013**, *44*, 1018–1021. [[CrossRef](#)]
114. Cao, J.; Bartsch, S.T.; Ionescu, A.M. Wafer-Level Hysteresis-Free Resonant Carbon Nanotube Transistors. *ACS Nano* **2015**, *9*, 2836–2842. [[CrossRef](#)]
115. Kim, K.; Regan, W.; Geng, B.; Alemán, B.; Kessler, B.M.; Wang, F.; Crommie, M.F.; Zettl, A. High-temperature stability of suspended single-layer graphene. *Phys. Status Solidi (RRL)-Rapid Res. Lett.* **2010**, *4*, 302–304. [[CrossRef](#)]
116. Jang, C.W.; Kim, J.H.; Kim, J.M.; Shin, D.H.; Kim, S.; Choi, S.-H. Rapid-thermal-annealing surface treatment for restoring the intrinsic properties of graphene field-effect transistors. *Nanotechnology* **2013**, *24*, 405301. [[CrossRef](#)]
117. Cui, J.B.; Sordan, R.; Burghard, M.; Kern, K. Carbon nanotube memory devices of high charge storage stability. *Appl. Phys. Lett.* **2002**, *81*, 3260–3262. [[CrossRef](#)]
118. Kim, Y.J.; Lee, S.; Lee, Y.G.; Kang, C.G.; Lee, B.H. Optimized integration processes to achieve highly stable CVD graphene FETs. In Proceedings of the 2014 Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, 8–9 June 2014; pp. 1–2. [[CrossRef](#)]
119. Kim, Y.J.; Lee, Y.G.; Jung, U.; Lee, S.; Lee, S.K.; Lee, B.H. A facile process to achieve hysteresis-free and fully stabilized graphene field-effect transistors. *Nanoscale* **2015**, *7*, 4013–4019. [[CrossRef](#)]
120. Shimauchi, H.; Ohno, Y.; Kishimoto, S.; Mizutani, T. Suppression of Hysteresis in Carbon Nanotube Field-Effect Transistors: Effect of Contamination Induced by Device Fabrication Process. *Jpn. J. Appl. Phys.* **2006**, *45*, 5501–5503. [[CrossRef](#)]

121. Lau, P.H.; Takei, K.; Wang, C.; Ju, Y.; Kim, J.; Yu, Z.; Takahashi, T.; Cho, G.; Javey, A. Fully Printed, High Performance Carbon Nanotube Thin-Film Transistors on Flexible Substrates. *Nano Lett.* **2013**, *13*, 3864–3869. [[CrossRef](#)]
122. Tsukagoshi, K.; Sekiguchi, M.; Aoyagi, Y.; Kanbara, T.; Takenobu, T.; Iwasa, Y. Suppression of Current Hysteresis in Carbon Nanotube Thin-Film Transistors. *Jpn. J. Appl. Phys.* **2007**, *46*, L571–L573. [[CrossRef](#)]
123. Muoth, M.; Helbling, T.; Durrer, L.; Lee, S.W.; Roman, C.; Hierold, C. Hysteresis-free operation of suspended carbon nanotube transistors. *Nat. Nanotechnol.* **2010**, *5*, 589–592. [[CrossRef](#)]
124. Amiri, M.H.; Heidler, J.; Hasnain, A.; Anwar, S.; Lu, H.; Müllen, K.; Asadi, K. Doping free transfer of graphene using aqueous ammonia flow. *RSC Adv.* **2020**, *10*, 1127–1131. [[CrossRef](#)]
125. Yang, S.Y.; Oh, J.G.; Jung, D.Y.; Choi, H.; Yu, C.H.; Shin, J.; Choi, C.-G.; Cho, B.J.; Choi, S.-Y. Metal-Etching-Free Direct Delamination and Transfer of Single-Layer Graphene with a High Degree of Freedom. *Small* **2015**, *11*, 175–181. [[CrossRef](#)]