

High-Performance WS₂ MOSFETs with Bilayer WS₂ Contacts

Lun Jin, Jiaxuan Wen, Michael Odlyzko, Nicholas Seaton, Ruixue Li, Nazila Haratipour, and Steven J. Koester*



13 month period. The study highlights the benefits of a hybrid channel thickness approach for TMDC transistors.

devices also exhibit good stability with nearly identical performance after storage over a

INTRODUCTION

As metal-oxide-semiconductor field-effect transistors (MOS-FETs) continue their relentless march in the sub-10 nm regime, addressing the challenges of extending Moore's law becomes increasingly imperative.¹ One key approach to confronting these challenges is the exploration of novel channel materials for future nanoelectronics applications. Among the promising candidates, transition-metal dichalcogenides (TMDCs) have tremendous potential for realizing MOSFETs with extreme scalability due to their ability to be controllably synthesized as single-unit-cell monolayers. The scalability of these devices has been demonstrated theoretically, and the development of large-area synthesis techniques lends credence to their potential for large-scale integration on a 300 mm wafer platform.^{2,3} However, the ability to form lowresistance, stable contacts remains an outstanding challenge that needs to be overcome before TMDCs can be considered to be a legitimate contender for integrated circuit applications.

The contact resistance in MOSFETs is determined in part by the Schottky barrier height (SBH) at the metal– semiconductor (M–S) interface. In the simplest model, the SBH is determined by the difference between the work function of the metal and the electron affinity of the semiconductor. However, due to metal-induced gap states (MIGSs) in the semiconductor, Fermi level pinning (FLP) is widely observed in experiments^{4–6} where the SBH at the M–S interface exhibits little dependency on the metal work function value.

Recently, low-work-function semimetals have attracted tremendous interest as contacts for TMDC-based n-

MOSFETs.^{7–10} Due to the low density of states at the Fermi level in semimetals, MIGS in the semiconductor can be effectively reduced. This helps to position the Fermi level near or within the conduction band of the semiconductor, resulting in an extremely low contact resistance in n-MOSFETs. Among Bi, Sb, and As semimetallic contacts, Bi has the lowest work function and has demonstrated the lowest contact resistance to TMDC-based MOSFETs.^{4,11} Nonetheless, its practical utility is constrained by its low thermal stability, primarily attributed to a relatively low melting point (271.5 °C).^{8,12} This, in turn, leads to degradation of device stability and compatibility during fabrication.

Several strategies have been used to establish pristine van der Waals contacts, including mechanical transfer of metals¹³ or graphene,¹⁴ direct evaporation of soft metal alloys such as In/Au,¹⁵ and the formation of metal–semiconductor heterostructures through vapor epitaxy growth.¹⁶ Notably, vaporphase epitaxy stands out as an effective method for creating high-quality van der Waals contacts. Transport simulations have revealed that bilayer (2L) TMDCs outperform their monolayer (1L) counterparts due to their enhanced intrinsic mobility and density of states.^{17,18} Furthermore, the durability of 2L materials against fabrication-induced damage helps

 Received:
 May 9, 2024

 Revised:
 June 22, 2024

 Accepted:
 June 24, 2024

 Published:
 July 10, 2024





© 2024 The Authors. Published by American Chemical Society



Figure 1. Fabrication process of 2L-WS₂ MOSFETs. The top row shows cross-sectional schematics of 2L-WS₂ growth and device fabrication, while the bottom row shows optical micrographs for the corresponding steps. (a,b) First chemical vapor deposition (CVD) of 1L-WS₂ on the *c*-plane sapphire substrate, (c,d) CVD of the second layer of WS₂ on 1L-WS₂, (e,f) transfer of the 1L/2L-WS₂ film onto $Al_2O_3/SiO_2/Si$ substrates, and (g,h) fabrication of bottom-gated MOSFETs using 2L-WS₂.

mitigate extrinsic disorder-induced gap states, thereby alleviating FLP and reducing the SBH at the M–S interface. Among TMDCs, WS₂ has attracted increasing research interest for its application in MOSFETs owing to its large band gap, high mobility, high saturation velocity, and its potential for symmetric n-type and p-type FET performance.^{19,20}

Recently, high-performance CVD 1L-WS₂ and 2L-WS₂ devices have been reported in the literature. Serval noteworthy 1L-WS₂ devices with Bi contacts are summarized in Table S1. For instance, when compared at $V_{\rm DS}$ = 1 V, Shen et al. reported a current density of 150 μ A/ μ m ($L_{DS} = 100 \text{ nm}$),⁷ Li et al. achieved 250 μ A/ μ m ($L_{DS} = 135 \text{ nm}$),²¹ while our previous work reported 105 μ A/ μ m (L_{DS} = 320 nm).⁸ Notably, recent advancements in ultrashort channel CVD 1L-WS₂ MOSFETs have shown an on-current of 320 μ A/ μ m (L_{DS} = 30 nm) with Ni contacts.²² The pinnacle of performance in CVD 2L-WS₂ devices was achieved by Shi et al.,18 who reported an oncurrent of 635 μ A/ μ m at V_{DS} = 1 V, with an ultrashort channel length of 18 nm and Ni contacts (Table S2). Meanwhile, Lin et al. demonstrated an on-current of 310 μ A/ μ m for a CVD 2L- WS_2 device with an L_{DS} of 100 nm.²³ It is worth noting that while the improved on-current of the 2L-WS₂ device can be partially attributed to its higher channel mobility, the influence of 2L-WS₂ on contact quality remains an aspect yet to be fully explored.

In this study, we investigate 2L-WS₂ contacts as an alternative solution for contact engineering, with the potential for low contact resistance but with improved thermal and temporal stability. N-MOSFETs were fabricated on both 1L-WS₂ and 2L-WS₂. In addition, n-MOSFETs with 1L-WS₂ channels were fabricated with 2L-WS₂ in the contact regions. The 2L-WS₂ devices exhibited a saturated drive current of 280 μ A/ μ m at room temperature (RT) and 386 μ A/ μ m at 78 K. Similarly, the 1L-WS₂ device with 2L-WS₂ contacts demonstrated high performance, displaying a comparable scaled drive current per channel length under the same biasing conditions as the 2L-WS₂ devices.

RESULTS AND DISCUSSION

The key steps of the fabrication process are described in Figure 1. The fabrication started with the growth of a continuous 1L-WS₂ film on a *c*-plane sapphire substrate, as shown in Figure

1a. The first 1L-WS₂ film was grown via chemical vapor deposition (CVD) and showed a smooth and continuous monolayer, as shown in Figure 1b. On top of this layer, a second CVD layer was grown, where the growth was noncontinuous and formed only small islands (Figure 1c) of 2L-WS₂, while the remaining regions remained single layer. The growth of the second set of WS₂ regions is evident by the emerging triangular flakes on 1L-WS₂ in Figure 1d in contrast to the as-grown clean 1L-WS₂ film, which remained continuous and intact. Full details of both CVD growths are described in the Methods section.

The device fabrication started with an n-type Si wafer, which served as a bottom-gate electrode. On top of this wafer, 16 nm of SiO₂ was grown by thermal oxidation, followed by deposition of 30 nm of Al_2O_3 by atomic layer deposition (ALD). The equivalent oxide thickness (EOT) of the bottomgate dielectric is calculated as 30.6 nm (Figure S1 and Table S3), where dielectric constants of $K(SiO_2) = 3.9$ and $K(Al_2O_3)$ = 8.0 were assumed. Next, the WS_2 film was transferred onto the bottom-gate dielectric using a wet transfer process described previously²⁴ using a poly(methyl methacrylate) (PMMA) supporting layer. A 25% hot KOH solution was used to separate the PMMA/WS₂ stack from the sapphire. This process is shown in Figure 1e,f. For all patterning steps, electron-beam lithography (EBL) was used. After fabrication of alignment marks, mesa isolation was performed using EBL, followed by dry etching to define the active area. Next, source/ drain lithography was performed, followed by Pd/Au (10/100 nm) metallization and solvent lift off. Three types of devices were fabricated: (1) 1L-WS₂ devices with Pd/Au contacts, (2) 2L-WS₂ devices with Pd/Au contacts, and (3) devices with 1L-WS₂ channels and 2L-WS₂ in the contact regions. After contact formation, a 1 nm thick Al seed layer was evaporated and oxidized in air, and then the devices were passivated by 30 nm of Al₂O₃ deposited by ALD. A cross-sectional schematic diagram and an optical micrograph of a completed 2L-WS₂ device are shown in Figure 1g,h.

The WS₂ layers were characterized by using Raman and photoluminescence (PL) spectroscopy. Raman spectra of both 1L-WS₂ and 2L-WS₂ are shown in Figure 2a, revealing characteristic WS₂ out-of-plane E_{2g}^1 and in-plane A_{1g} vibration modes. The frequency difference between these modes is 60.35



Figure 2. Characterization of as-grown 1L-WS₂ and 2L-WS₂. (a) Raman spectra from regions corresponding to 1L-WS₂ (blue curve) and 2L-WS₂ (black curve). WS₂ characteristic peaks for in-plane A_{1g} and out-of-plane E_{2g}^{-1} vibration modes are labeled. (b) PL spectra from regions of 1L-WS₂ (blue) and 2L-WS₂ (black). (c) AFM height map of a 20 × 20 μ m area depicting the growth of a second layer of WS₂ on a continuous 1L-WS₂. (d) Height profile extracted along the dashed line shown in (c).

 cm^{-1} for 1L-WS₂ and 62.16 cm^{-1} for 2L-WS₂ (Figure S2). This wavenumber difference has been used previously as a fast approach for determining the WS₂ thickness. Multilayer WS₂ is expected to exhibit a larger frequency difference due to van der Waals interactions between layers.²⁵ In Figure 2b, the PL spectra of both 1L-WS₂ and 2L-WS₂ are compared. A substantial reduction in light emission from 2L-WS₂ was observed, which can be attributed to the direct-to-indirect gap transition when progressing from 1L-WS₂ to 2L-WS₂.²⁶ The surface of the film grown after the two-step CVD was characterized using atomic force microscopy (AFM), and the resulting height map of a 20 \times 20 μ m region is displayed in Figure 2c. The map illustrates a continuous 1L-WS₂ film (Figure S3) with the presence of 2L-WS₂ flakes grown on the surface. The height profile along one of the 2L-WS₂ flakes is shown in Figure 2d. The measured thickness, which is sub-1 nm, corresponds to the thickness of a single additional layer of WS₂. The composition of 2L-WS₂ was confirmed through cross-sectional transmission electron microscopy (TEM) and energy-dispersive X-ray (EDX) spectroscopy characterizations, as shown in Figure S4. In the 2L-WS₂ region, strong signals for W and S were detected. This observation aligns with the Raman results in Figure 2a, which also reveal characteristic WS_2 peaks in the 2L-WS₂ region.

Electrical measurements of all devices were conducted in vacuum using an Agilent 4156C semiconductor parameter analyzer. Figure 3a,b displays the transfer and output characteristics, respectively, of a 2L-WS₂ MOSFET with Pd contacts with drain-to-source spacing, $L_{\rm DS}$ = 0.3 μ m at RT. The device demonstrated n-type behavior, exhibiting a high $I_{\rm ON}/I_{\rm OFF}$ ratio of 10⁸, as shown in Figure 3a. The saturated drain



Figure 3. Transfer and output characteristics of a bottom-gated 2L-WS₂ MOSFET with $L_{\rm DS} = 0.3 \ \mu m$ and $W_{\rm ch} = 3 \ \mu m$. (a,b) RT characteristics showing (a) linear and saturation transfer characteristics and (b) output characteristics using pulsed-mode sweep where $I_{\rm D}$ is measured using 0.5 ms pulses on $V_{\rm DS}$ with 5% duty cycle. (c,d) Measurements of the same device at 78 K, measured under the same conditions as in (a,b). In both (a,c), the hysteresis is clockwise.

current, $I_{D(SAT)}$, reaches 280 μ A/ μ m at gate-to-source and drain-to-source voltages of V_{GS} = +20 V and V_{DS} = +3.1 V, respectively, at RT. In the device saturation regime where $V_{\rm DS}$ = +3.1 V, the device exhibits a maximum transconductance, g_{m} , of 18.6 μ S/ μ m, along with an extracted field-effect mobility, $\mu_{\rm FE}$, of 15.9 cm²/(V s) (Figure S5). Here, the output characteristics were measured using pulsed-mode sweep where $I_{\rm D}$ is measured using 0.5 ms pulses on $V_{\rm DS}$ with 5% duty cycle. The pulsed measurement scheme was used not to address self-heating but rather to overcome dielectric chargetrapping effects, which become more severe at forward gate bias. In Figure 3b, a relatively linear I_D vs V_{DS} response is observed at V_{GS} = +20 V in the low- V_{DS} regime, suggesting the presence of Ohmic-like contacts. However, the contact becomes somewhat Schottky-like at low V_{GS} , indicating the existence of a slight potential barrier at the semiconductormetal interface, which limits carrier injection in the low-bias regime. The transition between Ohmic-like and Schottky-like contacts can be attributed to the bottom-gated configuration, where the band bending in WS₂ reduces the width of potential barrier at high V_{GS} . At 78 K, $I_{D(SAT)}$ is further improved to 386 μ A/ μ m (Figure 3c). However, as shown in Figure 3d, the device exhibits Schottky-like contacts at 78 K, even at V_{GS} = +20 V. The drive current improvement can be attributed to reduced electron-phonon scattering at low temperature, leading to an increase in mobility.^{27,28} The slight decrease of the drain current with an increasing $V_{\rm DS}$ at $V_{\rm GS}$ = +20 V could be a result of self-heating effects.

It is suspected that 2L-WS₂ can contribute to both reduced contact resistance and improved carrier mobility in the channel, leading to improved $I_{D(SAT)}$. To investigate the



Figure 4. Electrical characterization of a dual-gated MOSFET with an 1L-WS₂ channel and 2L-WS₂ contacts. (a) Optical micrograph of two WS₂ flakes grown closely on the 1L-WS₂ film. A MOSFET would be fabricated where source and drain Pd/Au (10/100 nm) contacts were deposited on adjacent 2L-WS₂ flakes and the channel consists of 1L-WS₂ between the two WS₂ flakes. (b) Cross-sectional schematic of a dual-gated MOSFET with a 1L-WS₂ channel and 2L-WS₂ contacts fabricated on the two adjacent 2L-WS₂ flakes in (a). Here, the source-drain spacing, L_{DS} = 1.7 μ m, is defined by the Pd/Au contact spacing and the gate length, L_{G} = 1.0 μ m, is defined by the Ni/Au top gate dimensions. The channel width W_{ch} is 1.5 μ m. (c,d) Transfer characteristics at (c) RT and (d) 78 K. In both plots, the hysteresis is clockwise. (e,f) Output characteristics at (e) RT and (f) 78 K.

specific contribution of 2L-WS₂ contacts to this improvement, we also fabricated dual-gated MOSFETs (EOT = 10.3 nm) using two adjacent 2L-WS₂ flakes, as depicted in Figure 4a. In these devices, the source and drain contact electrodes were made into two different 2L-WS₂ flakes, where a distinct region of 1L-WS₂ remained between the flakes. The fabrication process was the same as that described previously, except that an additional top gate was formed on top of 32 nm Al₂O₃ (EOT = 15.6 nm) by patterning the top gate ($L_G = 1.0 \ \mu m$) through EBL, followed by metallization with Ni/Au (20 nm/ 90 nm). As shown in Figure 4b, the Pd source/drain contacts were deposited on 2L-WS₂, but the channel comprises only 1L-WS₂ because the separate 2L-WS₂ flakes are not coalesced. Using this technique, a MOSFET with $L_{\rm DS} = 1.7 \ \mu {\rm m}$ was formed, where $L_{\rm DS}$ was defined as the distance between the Pd/Au electrodes. The $L_{\rm DS}$ is larger compared to the 2L-WS₂ device since it is constrained by the distance between the two adjacent 2L-WS₂ flakes. The MOSFET was measured in dualgated mode, where top and bottom gates were tied together. Transfer characteristics of the n-MOSFET at RT and 78 K are shown in Figure 4c,d, respectively, and show devices with $I_{\rm ON}/$ I_{OFF} of 10⁸ similar to the results in Figure 3, where 2L-WS₂ was continuous throughout the channel region. The reduction of hysteresis in the MOSFET at 78 K is noticeable owing to the reduced thermally activated charge injection into trap sites in the gate dielectric. An extracted maximum $g_{\rm m}$ of 6.8 $\mu {\rm S}/\mu {\rm m}$ and a $\mu_{\rm FE}$ of 8.5 cm²/(V s) are obtained from Figure 4c. The $\mu_{\rm FE}$ value is roughly one-third of the 2L-WS₂, showing degraded transport when only 1L-WS₂ is present in the

channel (Figure S5). As shown in Figure 4e,f, the drain current of the MOSFET reaches 85 μ A/ μ m at RT and 138 μ A/ μ m at 78 K, respectively, at $V_{\rm GS}$ = +20 V and $V_{\rm DS}$ = +4.1 V. It should be noted that the current in the device in Figure 4 with the 1L-WS₂ channel and 2L-WS₂ contacts has a longer $L_{\rm DS}$ value than the all-2L-WS₂ device in Figure 3, and once this difference is accounted for, the performance of the two devices is comparable. The device in Figure 4 also demonstrated Ohmic contacts at $V_{\rm GS}$ = +20 V at RT and more Schottkylike contacts under the same bias conditions at 78 K, similar to the device in Figure 3.

Given the limited number of available devices with various channel lengths, the traditional transfer length measurement could not be used to provide a quantitative value for the contact resistance. This limitation arises due to the challenge of growing two sufficiently close 2L-WS₂ regions. Instead, to quantitatively compare the RT performance of devices with different channel lengths, we introduce a parameter, $I_{\rm D} \times L_{\rm DS}$, to scale the ON current by L_{DS} . These values are compared at $V_{\rm DS}$ = +0.1 V, and a sheet carrier concentration of $n_{\rm S}$ = 8.6 × 10^{12} cm⁻². The all-2L-WS₂ device exhibited $I_D \times L_{DS}$ of 5.4 μ A, while the 1L-WS₂ device with 2L-WS₂ contacts exhibited $I_{\rm D}$ × $L_{\rm DS}$ of 2.4 μ A. Additionally, a reference all-1L-WS₂ device was fabricated with direct Pd contacts to the 1L-WS₂ (Figure 5). That device, which had $L_{DS} = 1.0 \ \mu m$, displayed an $I_D \times L_{DS}$ of only 0.13 μ A at $V_{\rm DS}$ = +0.1 V, over an order of magnitude lower compared to MOSFETs with 2L-WS2 in the contact regions. In addition, the all-1L-WS₂ device exhibits a total resistance, R_{tot} , of $0.77 \times 10^6 \Omega - \mu m$, which is approximately



Figure 5. (a,b) RT characteristics for a bottom-gated 1L-WS₂ MOSFET (EOT = 30.6 nm) with Pd/Au (10/100 nm) contacts and $L_{\rm DS}$ = 1.0 μ m, $W_{\rm ch}$ = 10 μ m. (a) Linear and saturation transfer characteristics and (b) output characteristics using pulsed-mode sweep where $I_{\rm D}$ is measured using 0.5 ms pulses on $V_{\rm DS}$ with 5% duty cycle. (c,d) Measurements of the same device at 78 K, measured under the same conditions as in (a,b). In both (a,c), the hysteresis is clockwise.

20 times larger than that of the 1L-WS₂ MOSFET with 2L-WS₂ in the contact regions, despite having a shorter $L_{\rm DS}$ of 1.0 μ m. These results suggest that the primary reason for the enhanced performance of the 2L-WS₂ devices is improved contact quality. Additional results on similar Pd-contacted 1L-WS₂ devices are provided in Figure S6, showing similar on-state resistance. To further assess 2L-WS₂ contact quality, we compared the 1L-WS₂ device shown in Figure 4e with our previously reported Bi-contacted 1L-WS₂ MOSFET.⁸ Both devices have the same dual-gated configuration (EOT = 10.3 nm) and a comparable $L_{\rm DS}$ of 1.7 μ m. At $V_{\rm DS}$ = 1 V, the 2L-WS₂-contacted MOSFET reached 23 μ A/ μ m compared to 13 μ A/ μ m in the Bi-contacted 1L-WS₂ MOSFET (Figure S7). In contrast, the all-1L-WS₂ MOSFET with Pd contacts only achieves 2.5 μ A/ μ m even with a shorter $L_{\rm DS}$ of 1 μ m.

In order to investigate the energy barrier at the $2L-WS_2/Pd$ interfaces, temperature-dependent transfer characteristics were measured on the MOSFET from Figure 3. As shown in Figure 6a, a crossover was observed in the transfer characteristics with increasing gate voltage, implying that charge carrier injection at the $2L-WS_2/Pd$ interfaces transits from thermionic-limited to band-like transport regimes. The effective Schottky barrier height was extracted using the thermionic emission equation

$$I_{D} = A^{**}T^{1.5} \exp\left[-\frac{1}{k_{\rm B}T}(\Phi_{\rm SB} - qV_{\rm DS})\right]$$
(1)

where A^{**} is the Richardson constant for a 2D system, *T* is the temperature and the exponent of 1.5 applies for 2D semiconductors, $k_{\rm B}$ is Boltzmann's constant, $\Phi_{\rm SB}$ is the effective



Article

Figure 6. Temperature-dependent transfer characteristics of a bottom-gated 2L-WS₂ MOSFET with Pd/Au (10/100 nm) contacts with $L_{\rm DS} = 0.3 \ \mu m$. (a) Drain current, $I_{\rm D}$ vs gate voltage, $V_{\rm GS}$, is plotted at $V_{\rm DS} = 0.5$ V covering a temperature range from 300 to 78 K. (b,c) Arrhenius analysis showing (b) temperature and (c) drain bias dependence. (d) Effective barrier height vs gate voltage. The flat band barrier height was estimated from point where the decreasing barrier height deviates from the linear fit (red dashed line).

Schottky barrier height, and $qV_{\rm DS}$ is the product of the electronic charge and drain-to-source voltage.

Figure 6b shows an Arrhenius plot, where $\ln(I_D/T^{1.5})$ is plotted against 1000/T, spanning temperatures from 160 to 300 K at various gate voltages and $V_{\rm DS}$ = +0.1 V. The linear fit of $\ln(I_D/T^{1.5})$ vs 1000/T provides slopes corresponding to the barrier height at each V_{GS} and V_{DS} condition. The slopes are expressed as $-(1000/k_B)(\Phi_{SB} - qV_{DS})$. The determined barrier heights are further analyzed by extracting the slopes from the linear fits in Figure 6b, and a drain-bias-dependent Arrhenius plot was constructed, representing slope vs V_{DS}, as shown in Figure 6c. Finally, to obtain the effective barrier height vs V_{GS} , linear fits from Figure 6c are extrapolated to V_{DS} = 0 V. The results, barrier height vs gate voltage, are shown in Figure 6d. The effective flat-band barrier height of ~70 meV is estimated from the energy barrier value where the barrier height vs gate voltage starts deviating from the linear fit. Although a barrier height exists at the contact interface, consistent with the results observed in Figure 3d, the effective barrier height can be easily modulated by the gate voltage and quickly drops to 0 at V_{GS} = +2 V. The observation is consistent with the thermionic-field-emission model. Following the same procedure, the effective flat-band barrier heights of the 1L-WS₂ MOSFET with 2L-WS₂ contact and the all-1L-WS₂ MOSFET are extracted as 80 and 110 meV, respectively (Figure S8). The results align with the observation of enhanced contact quality for the 2L-WS₂ contacts.

The temperature-dependent field-effect mobility, μ_{FE} , is extracted from the peak linear transconductance (Figure S9). In the case of the 2L-WS₂ MOSFET, the mobility increases from 36.9 cm²/(V s) at T = 300 K to 52.5 cm²/(V s) at T = 200 K following an approximate temperature dependence of

mobility $T^{-1.3}$, consistent with phonon-limited transport. Similarly, a temperature dependence of mobility proportional to $T^{-1.5}$ is observed in the 1L-WS₂ MOSFET with 2L-WS₂ contacts. However, the all-1L-WS₂ MOSFET exhibits a more temperature-independent mobility, likely limited by the contact quality. Additional temperature-dependent and comparison results for the devices in Figures 3–5 are provided in Figures S10 and S11.

The reproducibility of high-performance WS₂ MOSFETs was investigated on another distinct batch of 2L-WS₂ grown via the two-step CVD process described above. The composition of this sample was likewise assessed through cross-sectional TEM and EDX. The results similarly demonstrated the presence of a 2L-WS₂ with prominent signals for W and S (Figure S12). A bottom-gated device (EOT = 30.6 nm and $L_{\rm DS} = 0.4 \ \mu {\rm m}$) was fabricated using the method described in the experimental section but using Ni/Au (10/100 nm) for the source/drain electrodes. Transfer and output characteristics of the device at RT are shown in Figure S13. The device demonstrated a high drive current of 240 μ A/ μ m at V_{GS} = +20 V and V_{DS} = +3.1 V, which is comparable to the device shown in Figure 3. Furthermore, the devices displayed excellent stability over time. The device shown in Figure 3 was measured after 13 months of storage in air (Figure S15), and it maintained an $I_{D(SAT)}$ of 274 μ A/ μ m at V_{DS} = +3.1 V, V_{GS} = +20 V, and RT, which is close to the initial measurement of 280 $\mu A/\mu m$.

The reason for the improved contacts using 2L-WS₂ is expected given the narrower band gap and higher electron affinity compared to 1L-WS₂ (Figure S16), which should reduce the potential barrier at the metal–WS₂ interface.^{14,29,30} The presence of the second layer of WS₂ also serves to protect the underlying WS₂ and prevents the introduction of inevitable defects during device fabrication and metallization. Our contacts are also gated by the substrate gate, and electrostatic gating underneath the contacts is expected to be more effective in the 2L-WS₂ sample since the lower layer is less influenced by MIGS. We believe that these combined effects allow the 2L-WS₂ regions to have lower contact resistance compared to 1L-WS₂.

CONCLUSIONS

In conclusion, we have presented an innovative two-step CVD approach for improving the performance of WS₂ MOSFETs. The devices fabricated on 2L-WS₂ and 1L-WS₂ with 2L-WS₂ contacts exhibit high-performance characteristics even with traditional directly deposited metallic contacts. The bestperforming 2L-WS₂ device displayed an I_{ON}/I_{OFF} ratio of 10⁸ and a saturated drive current of 280 μ A/ μ m at RT and 386 μ A/ μ m at 78 K, over an order of magnitude higher compared to devices fabricated on 1L-WS₂. These results underscore the crucial role of 2L-WS₂ beneath the contacts in achieving an exceptional device performance. The devices also exhibited performance comparable to previously reported devices with semimetallic Bi contacts but at the same time overcoming the thermal stability concerns associated with semimetallic Bi contacts and exhibiting exceptional long-term stability. This contact strategy employing 2L-WS₂ grown through a two-step CVD process presents an alternative approach for achieving high-performance TMDC-based MOSFETs that are highly compatible with the existing semiconductor manufacturing industry.

METHODS

CVD of 1L-WS₂ on Sapphire. Monolayer WS₂ was synthesized on a c-plane sapphire substrate in a two-zone 3 in. tube furnace (planarTECH). The sapphire substrate was cleaned in Piranha solution (concentrated H₂SO₄/30 wt % $H_2O_2 = 3:1$) for 12 h, then rinsed with isopropyl alcohol, and dried by N₂. The sapphire substrate was placed on an alumina crucible with the growth side face-up. The crucible was positioned in the middle of the downstream furnace. An alumina crucible ($50 \times 20 \times 20$ mm) containing 1.0 g of WO₃ powder was placed in the middle of the upstream furnace. An alumina crucible containing 0.8 g of sulfur powder was placed upstream out of the furnace heating zone. A hot plate was set beneath the sulfur source with the heating surface in contact with the bottom tube. After loading, the tube was evacuated and purged by Ar gas, and then Ar and H₂ gases were supplied at rates of 120 and 10 sccm (standard cubic centimeters per minute), respectively. The pressure in the tube was stabilized at 6.0 Torr. The upstream furnace was ramped to 900 °C in 25 min, and the downstream furnace was ramped to 980 °C in 25 min. The sulfur source was heated to 150 $^\circ \text{C}$ after both furnaces reached set temperatures. Sulfur powder melted in 15 min. The reaction was held for 180 min. Then, the heat components of both furnaces were turned off, and the furnaces were slowly cooled below ~850 °C. The tube furnace was then rapidly cooled down to RT by turning off the hot plate and opening both furnace lids.

CVD of the Second Layer TMDC on 1L-WS₂. The second layer TMDC was synthesized on the 1L-WS₂ grown on c-plane sapphire from the previous step in a separate 2 in. tube furnace (ThermoFisher Blue M). 200 mg of Nb₂O₅ powder and 20 mg of NaCl were mixed in an alumina crucible. The 1L- WS_2 sample was placed on the crucible with the 1L-WS₂ side facing downward and positioned in the middle of the furnace. Another alumina crucible containing 800 mg of sulfur pieces was placed upstream out of the furnace heating zone. The tube where the sulfur source was located was wrapped by heating tape. Prior to the reaction, the tube was evacuated and purged by Ar gas. Then, Ar gas was supplied to the tube, until the pressure in the tube reached atmospheric pressure. Ar and H₂ gases were adjusted to 120 and 2 sccm, respectively. The tube furnace was ramped up to 790 °C in 42 min. The sulfur source was heated to 200 °C when the temperature in the tube furnace reached 790 °C and sulfur pieces melted in 5 min. The reaction was held for 15 min and terminated by turning off heating components of the furnace and heating tape. Ar gas flow rate was increased to 150 sccm, and the lid of the furnace was opened to cool the tube furnace to room temperature rapidly. While the addition of Nb₂O₅ during growth was originally intended to promote the formation of NbS₂ as the second TMDC layer, it was observed that only WS_2 was grown, and that no Nb could be observed above the detection limit of the EDX system. We suspect that residual WO_x from the first growth of WS₂ on the substrate might have served as the source of W for the growth of the second-layer WS_2 , and this could be the reason why only a few small islands of WS₂ were regrown.

Transfer of Multilayer WS₂ Film. The sapphire substrate with the multilayer WS₂ film was spin-coated with PMMA and then baked at 180 °C for 90 s. The edges of the sample were scratched using a razor blade and immersed in a 90 °C, 25% KOH solution for 20 min to initiate separation of the PMMA/

 WS_2 stack from the sapphire substrate. Then, the sample was transferred and rinsed in DI water. DI water was used to complete the separation of the PMMA/WS₂ stack from the substrate through the surface tension of water. The PMMA/WS₂ stack was rinsed in DI water tree times and transferred onto the target substrate $[Al_2O_3(30 \text{ nm})/SiO_2 (16 \text{ nm})/Si]$ and baked at 50 and 120 °C for 20 min each to remove moisture and enhance the adhesion of WS₂ to the substrate. The transfer was completed by immersing the sample in acetone for 6 h to remove PMMA.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsomega.4c04431.

Summary of high-performance CVD 1L- and 2L-WS₂ MOSFETs; calculation of EOT of bottom-gated and dual-gated devices; Raman analysis of 1L-WS₂ and 2L-WS₂; AFM measurement of 1L-WS₂ film; cross-sectional TEM characterization of 2L-WS₂ MOSFETs with Pd and Ni electrodes; transconductance and field-effect mobility comparison; output characteristics of 1L-WS₂ devices with 2L-WS₂ contacts vs. Bi contacts; barrier height measurements and temperature-dependent fieldeffect mobility; on-current comparison; additional data on 1L- and 2L-WS₂ MOSFETs with Ni and Pd contacts; long-term stability measurements; band diagram explanation of contact difference (PDF)

AUTHOR INFORMATION

Corresponding Author

Steven J. Koester – Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota 55455, United States; Occid.org/0000-0001-6104-1218; Email: skoester@umn.edu

Authors

 Lun Jin – Department of Chemistry, University of Minnesota, Minneapolis, Minnesota 55455, United States; Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota 55455, United States;
 orcid.org/0000-0001-9356-1568

Jiaxuan Wen – Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota 55455, United States

Michael Odlyzko – College of Science and Engineering Characterization Facility, Shepherd Laboratory, University of Minnesota, Minneapolis, Minnesota 55455, United States

Nicholas Seaton – College of Science and Engineering Characterization Facility, Shepherd Laboratory, University of Minnesota, Minneapolis, Minnesota 55455, United States

Ruixue Li – Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota 55455, United States; Occid.org/0009-0007-7703-8495

Nazila Haratipour – Components Research, Intel Corporation, Hillsboro, Oregon 97124, United States

Complete contact information is available at: https://pubs.acs.org/10.1021/acsomega.4c04431

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

The work was supported by Intel Corporation. Parts of this work were carried out in the Characterization Facility, University of Minnesota, which receives partial support from the National Science Foundation (NSF) through the MRSEC under award number DMR-2011401. Portions of this work were also conducted in the Minnesota Nano Center, which is supported by the NSF through the National Nanotechnology Coordinated Infrastructure (NNCI) under Award Number ECCS-2025124.

REFERENCES

(1) Lundstrom, M. S.; Alam, M. A. Moore's Law: The Journey Ahead. *Science* **2022**, 378 (6621), 722–723.

(2) Dong, Z.; Guo, J. Assessment of 2-D Transition Metal Dichalcogenide FETs at Sub-5-nm Gate Length Scale. *IEEE Trans. Electron Devices* **2017**, *64* (2), *622–628*.

(3) Chen, J.; Shao, K.; Yang, W.; Tang, W.; Zhou, J.; He, Q.; Wu, Y.; Zhang, C.; Li, X.; Yang, X.; Wu, Z.; Kang, J. Synthesis of Wafer-Scale Monolayer WS₂ Crystals toward the Application in Integrated Electronic Devices. *ACS Appl. Mater. Interfaces* **2019**, *11* (21), 19381–19387.

(4) Gong, C.; Colombo, L.; Wallace, R. M.; Cho, K. The Unusual Mechanism of Partial Fermi Level Pinning at Metal–MOS₂ Interfaces. *Nano Lett.* **2014**, *14* (4), 1714–1720.

(5) Kim, C.; Moon, I.; Lee, D.; Choi, M. S.; Ahmed, F.; Nam, S.; Cho, Y.; Shin, H.-J.; Park, S.; Yoo, W. J. Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides. *ACS Nano* **2017**, *11* (2), 1588–1596.

(6) Liu, X.; Choi, M. S.; Hwang, E.; Yoo, W. J.; Sun, J. Fermi Level Pinning Dependent 2D Semiconductor Devices: Challenges and Prospects. *Adv. Mater.* **2022**, *34* (15), 2108425.

(7) Shen, P.-C.; Su, C.; Lin, Y.; Chou, A.-S.; Cheng, C.-C.; Park, J.-H.; Chiu, M.-H.; Lu, A.-Y.; Tang, H.-L.; Tavakoli, M. M.; Pitner, G.; Ji, X.; Cai, Z.; Mao, N.; Wang, J.; Tung, V.; Li, J.; Bokor, J.; Zettl, A.; Wu, C.-I.; Palacios, T.; Li, L.-J.; Kong, J. Ultralow Contact Resistance between Semimetal and Monolayer Semiconductors. *Nature* **2021**, *593* (7858), 211–217.

(8) Jin, L.; Koester, S. J. High-Performance Dual-Gated Single-Layer
WS₂ MOSFETs with Bi Contacts. *IEEE Electron Device Lett.* 2022, 43
(4), 639–642.

(9) Jin, L.; Koester, S. J. Contact Gating in Dual-Gated WS_2 MOSFETs with Semi-Metallic Bi Contacts. *IEEE Electron Device Lett.* **2022**, 43 (9), 1575–1578.

(10) Liu, L.; Li, T.; Ma, L.; Li, W.; Gao, S.; Sun, W.; Dong, R.; Zou, X.; Fan, D.; Shao, L.; Gu, C.; Dai, N.; Yu, Z.; Chen, X.; Tu, X.; Nie, Y.; Wang, P.; Wang, J.; Shi, Y.; Wang, X. Uniform Nucleation and Epitaxy of Bilayer Molybdenum Disulfide on Sapphire. *Nature* **2022**, 605 (7908), 69–75.

(11) Chou, A.-S.; Wu, T.; Cheng, C.-C.; Zhan, S.-S.; Ni, I.-C.; Wang, S.-Y.; Chang, Y.-C.; Liew, S.-L.; Chen, E.; Chang, W.-H.; Wu, C.-I.; Cai, J.; Wong, H.-S. P.; Wang, H. Antimony Semimetal Contact with Enhanced Thermal Stability for High Performance 2D Electronics. In 2021 *IEEE International Electron Devices Meeting (IEDM)*, 2021.

(12) O'Brien, K. P.; Dorow, C. J.; Penumatcha, A.; Maxey, K.; Lee, S.; Naylor, C. H.; Hsiao, A.; Holybee, B.; Rogan, C.; Adams, D.; Tronic, T.; Ma, S.; Oni, A.; Gupta, A. S.; Bristol, R.; Clendenning, S.; Metz, M.; Avci, U. Advancing 2D Monolayer CMOS through Contact, Channel and Interface Engineering. In 2021 IEEE International Electron Devices Meeting (IEDM), 2021.

(13) Liu, Y.; Guo, J.; Zhu, E.; Liao, L.; Lee, S.-J.; Ding, M.; Shakir, I.; Gambin, V.; Huang, Y.; Duan, X. Approaching the Schottky–Mott Limit in van Der Waals Metal–Semiconductor Junctions. *Nature* **2018**, 557 (7707), 696–700.

(14) Cui, X.; Lee, G.-H.; Kim, Y. D.; Arefe, G.; Huang, P. Y.; Lee, C.-H.; Chenet, D. A.; Zhang, X.; Wang, L.; Ye, F.; Pizzocchero, F.; Jessen, B. S.; Watanabe, K.; Taniguchi, T.; Muller, D. A.; Low, T.;

Kim, P.; Hone, J. Multi-Terminal Transport Measurements of MoS_2 Using a van der Waals Heterostructure Device Platform. *Nat. Nanotechnol.* **2015**, *10* (6), 534–540.

(15) Wang, Y.; Kim, J. C.; Wu, R. J.; Martinez, J.; Song, X.; Yang, J.; Zhao, F.; Mkhoyan, A.; Jeong, H. Y.; Chhowalla, M. Van Der Waals Contacts between Three-Dimensional Metals and Two-Dimensional Semiconductors. *Nature* **2019**, *568* (7750), 70–74.

(16) Li, J.; Yang, X.; Liu, Y.; Huang, B.; Wu, R.; Zhang, Z.; Zhao, B.; Ma, H.; Dang, W.; Wei, Z.; Wang, K.; et al. General Synthesis of Two-Dimensional van der Waals Heterostructure Arrays. *Nature* **2020**, *579* (7799), 368–374.

(17) Yu, C.-H.; Su, P.; Chuang, C.-T. Performance Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits. In 2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), 2016.

(18) Shi, X.; Li, X.; Guo, Q.; Zeng, M.; Wang, X.; Wu, Y. Ultrashort Channel Chemical Vapor Deposited Bilayer WS₂ Field-Effect Transistors. *Applied Physics Reviews* **2023**, *10* (1), 011405.

(19) Jin, Z.; Li, X.; Mullen, J. T.; Kim, K. W. Intrinsic Transport Properties of Electrons and Holes in Monolayer Transition-Metal Dichalcogenides. *Phys. Rev. B* **2014**, *90* (4), 045422.

(20) Chung, Y.-Y.; Shieh, J.-M.; Su, S.-K.; Chiang, H.-L.; Chen, T.-C.; Li, L.-J.; Wong, H.-S. P.; Jian, W.-B.; Chien, C.-H.; Lu, K.-C.; Cheng, C.-C.; Li, M.-Y.; Lin, C.-T.; Li, C.-F.; Chen, J.-H.; Lai, T.-Y.; Li, K.-S. Demonstration of 40-nm Channel Length Top-Gate p-MOSFET of WS₂ Channel Directly Grown on SiO_x/Si Substrates Using Area-Selective CVD Technology. *IEEE Trans. Electron Devices* **2019**, *66* (12), 5381–5386.

(21) Li, M.-Y.; Hsu, C.-H.; Shen, S.-W.; Chou, A.-S.; Lin, Y. C.; Chuu, C.-P.; Yang, N.; Chou, S.-A.; Huang, L.-Y.; Cheng, C.-C.; Woon, W.-Y.; Liao, S.; Wu, C.-I.; Li, L.-J.; Radu, I.; Wong, H.-S. P.; Wang, H. Wafer-Scale Bi-Assisted Semi-Auto Dry Transfer and Fabrication of High-Performance Monolayer CVD WS₂ Transistor. In 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2022.

(22) Sun, Z.; Pang, C.-S.; Wu, P.; Hung, T. Y. T.; Li, M.-Y.; Liew, S. L.; Cheng, C.-C.; Wang, H.; Wong, H.-S. P.; Li, L.-J.; Radu, I.; Chen, Z.; Appenzeller, J. Statistical Assessment of High-Performance Scaled Double-Gate Transistors from Monolayer WS₂. ACS Nano **2022**, *16* (9), 14942–14950.

(23) Lin, D.; Wu, X.; Cott, D.; Groven, B.; Morin, P.; Verreck, D.; Sutar, S.; Asselberghs, I.; Radu, I. Scaling synthetic WS_2 dual-gate MOS devices towards sub-nm CET. In 2021 Symposium on VLSI Technology, 2021.

(24) Xu, Z.-Q.; Zhang, Y.; Lin, S.; Zheng, C.; Zhong, Y. L.; Xia, X.; Li, Z.; Sophia, P. J.; Fuhrer, M. S.; Cheng, Y.-B.; Bao, Q. Synthesis and Transfer of Large-Area Monolayer WS₂ Crystals: Moving toward the Recyclable Use of Sapphire Substrates. *ACS Nano* **2015**, *9* (6), 6178– 6187.

(25) Peimyoo, N.; Shang, J.; Yang, W.; Wang, Y.; Cong, C.; Yu, T. Thermal Conductivity Determination of Suspended Mono- and Bilayer WS_2 by Raman Spectroscopy. *Nano Res.* **2015**, *8* (4), 1210–1221.

(26) Zhao, W.; Ghorannevis, Z.; Chu, L.; Toh, M.; Kloc, C.; Tan, P.-H.; Eda, G. Evolution of Electronic Structure in Atomically Thin Sheets of WS₂ and WSe₂. *ACS Nano* **2013**, *7* (1), 791–797.

(27) Cheng, L.; Liu, Y. What Limits the Intrinsic Mobility of Electrons and Holes in Two Dimensional Metal Dichalcogenides? J. Am. Chem. Soc. 2018, 140 (51), 17895–17900.

(28) Lee, Y.; Fiore, S.; Luisier, M. Ab Initio Mobility of Single-Layer MoS_2 and WS_2 : Comparison to Experiments and Impact on the Device Characteristics. In 2019 IEEE International Electron Devices Meeting (IEDM), 2019.

(29) Thakur, D.; Kumar, P.; M, S.; Ramadurai, R.; Balakrishnan, V. Layer Number Dependent Optical and Electrical Properties of CVD Grown Two-Dimensional Anisotropic WS₂. *Surf. Interfaces* **2021**, *26*, 101308.

(30) Nayak, P. K.; Yeh, C.-H.; Chen, Y.-C.; Chiu, P.-W. Layer-Dependent Optical Conductivity in Atomic Thin WS₂ by Reflection Contrast Spectroscopy. ACS Appl. Mater. Interfaces 2014, 6 (18), 16020–16026.