

SCIENTIFIC REPORTS



OPEN

Highly gate-tuneable Rashba spin-orbit interaction in a gate-all-around InAs nanowire metal-oxide-semiconductor field-effect transistor

K. Takase¹, Y. Ashikawa^{1,2}, G. Zhang¹, K. Tateno¹ & S. Sasaki^{1,2}

III-V semiconductors have been intensively studied with the goal of realizing metal-oxide-semiconductor field-effect transistors (MOSFETs) with high mobility, a high on-off ratio, and low power consumption as next-generation transistors designed to replace current Si technology. Of these semiconductors, a narrow band-gap semiconductor InAs has strong Rashba spin-orbit interaction, thus making it advantageous in terms of both high field-effect transistor (FET) performance and efficient spin control. Here we report a high-performance InAs nanowire MOSFET with a gate-all-around (GAA) structure, where we simultaneously control the spin precession using the Rashba interaction. Our FET has a high on-off ratio (10^4 – 10^6) and a high field-effect mobility ($1200 \text{ cm}^2/\text{Vs}$) and both values are comparable to those of previously reported nanowire FETs. Simultaneously, GAA geometry combined with high- κ dielectric enables the creation of a large and uniform coaxial electric field ($>10^7 \text{ V/m}$), thereby achieving highly controllable Rashba coupling ($1 \times 10^{-11} \text{ eVm}$ within a gate-voltage swing of 1V), i.e. an operation voltage one order of magnitude smaller than those of back-gated nanowire MOSFETs. Our demonstration of high FET performance and spin controllability offers a new way of realizing low-power consumption nanoscale spin MOSFETs.

The high electron mobility of III-V semiconductors makes them good candidates for the development of field-effect transistors that can be operated with high speed, a high on-off ratio, and a low power consumption. Of these semiconductors, those showing band structures with large spin-orbit splitting have been independently attracting great interest in relation to spin FET applications¹. The large band splitting is mostly associated with the Rashba spin-orbit interaction (SOI) generated with an electric field induced by structural inversion asymmetry. The Rashba SOI is given by the Hamiltonian, $H = e\alpha_0 \cdot (\sigma \times k)$, where e is an elementary charge, α_0 is a Rashba coefficient determined from the band structure of a bulk material, σ is the Pauli matrix, k is the electron wave vector and E is the electric field vector^{2–4}. The Rashba coupling parameter given by $\alpha \equiv \alpha_0 eE$ is an important index as a measure of modulating electron spin, and increasing and controlling α with the gate voltage has been a focus of attention.

To obtain better electric-field control of the Rashba SOI, III-V semiconductors such as GaAs/AlGaAs, GaInAs/InP, InAs, InSb and InGaAs have been investigated for various structures including two-dimensional electron gas (2DEG) in heterostructures^{5–7}, quantum wells (QW)^{8–10} and quantum wires¹¹ using a top-down microfabrication process. These studies reported that Rashba parameters range from $\alpha = 0.3 \times 10^{-11}$ to $1 \times 10^{-11} \text{ eVm}$ (refs 6–11) and have a gate voltage V_g tunability of $\sim 1.4 \times 10^{-12} \text{ eVm/V}$ (refs 5–9). On the other hand, InAs nanowires with surface electron confinement potential in a sub-micron width have been examined mostly in the form of conventional bottom- or top-gated devices^{12–16}. They have shown a larger α (1×10^{-11} – $3 \times 10^{-11} \text{ eVm}$) but the V_g tunability was as small as that of former reports using a top-down approach^{7–11} within a gate voltage range of 0–20 V. Recently, Liang *et al.*¹⁷ reported ion-gated InAs nanowire device, exhibiting V_g tunable efficiency more than ten

¹NTT Basic Research Laboratories, NTT Corporation, 3-1 Morinosato-Wakamiya, Atsugi, Kanagawa, 243-0198, Japan. ²Department of Physics, Tohoku University, 6-3 Aramaki Aza Aoba, Aoba-ku, Sendai, 980-8578, Japan. Correspondence and requests for materials should be addressed to K.T. (email: takase.keiko@lab.ntt.co.jp)




Figure 1. (a) Schematic illustration of our InAs nanowire GAA MOSFET together with circuit set up. (b) Top view of device used in this paper and (c) cross-sectional view of our typical device. (d–i) EDS images of device shown in (c). (d–i) correspond to the elemental mapping for (d) indium, (e) arsenic, (f) aluminium, (g) hafnium, (h) titanium, and (i) gold.

times higher than previously reported^{13,14,16,18}. This marked progress in efficiency brought about low-gate voltage operation leading to low-power consumption. However, since ion-gated device requires very long response time, a prototype device employing standard MOS design that excels in operation speed is critically needed.

Here, we report high gate-tunability of the Rashba SOI in an InAs nanowire MOSFET employing gate-all-around (GAA) geometry¹⁹, in which gate-induced electric field is more enhanced and more uniform than those in conventional bottom- or top-gated nanowire devices^{13–16}, multigated nanowires¹⁸, and Ω -shape (partially coaxial) gated devices^{20–22}. The Rashba parameter that we obtained by weak antilocalization measurements is $0.6 \times 10^{-11} - 2 \times 10^{-11}$ eVm, and the gate voltage tunability is $1.2 \times 10^{-11} - 2.4 \times 10^{-11}$ eVm/V, the latter being ten times larger than that obtained for various types of III-V semiconductors including InAs nanowire MOSFETs^{6–16}. This is also comparable to the best V_g tunability achieved for an ion-gated InAs nanowire FET¹⁷. In addition to the excellent V_g tunability of the Rashba SOI, our device exhibits excellent FET characteristics including a high on-off ratio ($10^4 \sim 10^6$) and a high field-effect mobility ($1200 \text{ cm}^2/\text{Vs}$). As MOSFETs have faster responses than ion-gated devices, which normally require considerable time for electric double layer stabilization²³, our demonstration of both the excellent FET performance and high tunability of the Rashba SOI in a small V_g range could lead to the development of a practical spin nanowire MOSFET with low power consumption that is compatible with the currently used Si transistor platform.

Results

Figure 1(a) is a schematic illustration of our GAA InAs nanowire FET, which we fabricated using a similar method to the one we used for our previous nanowire FETs^{24,25}. GAA geometry, which is also called surrounding gate²⁶ or wrap-gate²⁷ geometry, has been used not only to induce a uniform electric field but also to suppress the short-channel effect of transistors²⁸ with an improvement in nanowire FET performance^{29,30}. To obtain a high carrier density and thus induce a strong electric field, we used the high- κ gate dielectrics of $\text{Al}_2\text{O}_3/\text{HfO}_2$ (2 nm/4 nm) grown by atomic layer deposition (ALD). The InAs nanowire coated with the above dielectrics was deposited on a pre-patterned substrate and then gate metal was evaporated onto the nanowire. This two-stage deposition of gate metal allows us to fabricate a GAA structure. As shown in Fig. 1(b), our sample is covered by the gate electrode over 90% of the channel length, which allows us to ignore the contributions of the ungated regions (for details see Method). Figure 1(c) shows a TEM image of a cross-section of a typical nanowire FET. We find that layered gate dielectrics and GAA geometry are formed according to our MOSFET design. These structures are also examined with energy dispersive X-ray spectrometry (EDS). The false colour images in Fig. 1(d–i) rule out any significant migration or diffusion of the deposited elements or contamination during the device processing along the entire channel.

We first describe FET operation at various temperatures. Figure 2(a) shows the transfer characteristics of the device measured at room temperature for different source drain voltages V_{sd} of 100 to 500 mV. As shown in the inset, the subthreshold slope (SS) and on-off ratio are 350 mV/dec and over 10^4 at room temperature (RT). Here SS is defined as $dV_g/d\log I_{sd}$ with the source-drain current I_{sd} . While the SS values for our typical devices fabricated in the same manner usually exceed 200 mV/dec at RT, which is larger than the ideal RT limit of 60 mV/dec, the on-off ratio exhibits good performance and is generally higher than $\sim 10^4$. When we decrease the measurement temperature to 1.5 K, the SS and on-off ratio are greatly improved to 25 mV/dec and 10^6 , respectively, as shown in Fig. 2(c). The high on-off ratio at RT and 1.5 K are comparable to the excellent previously reported values for GAA InAs nanowires^{24,25,31–33} and GAA InGaAs nanowires³⁴. Moreover, steep increase in I_{sd} within $V_g \sim 1$ V indicates that our GAA device is operated at lower voltage than conventional back-gated nanowire FETs with




Figure 2. (a,c) Transfer characteristics obtained for various V_{sd} values at (a) room temperature and (c) 1.5 K. The insets show the log-scale of the plots, and the subthreshold slope. (b,d) Output characteristics obtained for various V_g values at (b) room temperature and (d) 1.5 K.

cylinder-on-plane (COP) geometry^{13–16}. Figure 2(b,d) show the output characteristics for various V_g values measured at RT and 1.5 K, showing that a good saturation is obtained within a V_{sd} of 0.5 V.

To investigate how robust our FET is under ambient conditions, we compare the same device in different measurement runs. Figure 3(a) compares the device transfer characteristics measured before the first cooling with those measured after 6 months, during which time the sample was stored in ambient air when not in use. Although reduction in I_{sd} is accompanied by a reduction in the on-off ratio from 2×10^4 to 1×10^4 , we observe no notable change in SS values between the two cases. Moreover, our GAA device shows robust and clear transfer characteristics for various temperatures down to 1.5 K [Fig. 3(b)] after 6 months interval. We note that the data shown in Fig. 2(a–d) were measured after several cooling cycles, indicating that our FET performs well even after being affected by thermal cycles and the ambient conditions.

We next compare the field-effect mobility μ for the two cases and examine the temperature dependence. μ is given by $\frac{L_g^2}{C} \frac{d}{dV_g} \left(\frac{I_{sd}}{V_{sd}} \right)$, where L_g is a gate length of $3.3 \mu\text{m}$, C is a gate capacitance of $2.29 \times 10^{-14} \text{ F}$, and V_{sd} is the source-drain bias. The sample exposed to the first thermal cycle shows mobilities of $1000 \text{ cm}^2/\text{Vs}$ at RT and $1200 \text{ cm}^2/\text{Vs}$ at 1.5 K, as shown in Fig. 3(c). Our device shows less T dependence than other InAs nanowire GAA devices^{32,33}. Indeed, many of our GAA devices possess mobilities of 1000 – $1500 \text{ cm}^2/\text{Vs}$ at room temperature. The value is one order of magnitude higher than that of a previously reported InAs GAA device using the gate dielectrics of HfO_2 ($\sim 109 \text{ cm}^2/\text{Vs}$)³¹, and comparable to single-crystalline and pure-phase InAs nanowire with GAA geometry³³ ($1500 \text{ cm}^2/\text{Vs}$) and high-mobility InGaAs nanowire FETs ($1030 \text{ cm}^2/\text{Vs}$)³⁴. However, after several thermal cycles and long-time storage under ambient conditions, the mobility decreased to around $400 \text{ cm}^2/\text{Vs}$, which is nevertheless higher than the mobility of a high- κ gated MoS_2 2D transistor³⁵ or a Si nanowire FET³⁶. The decreased mobility may be attributed to increase in access resistance resulting from the nanowire segment that is not coated by the gate metal, possibly due to impurities adhered to that segment by repeated thermal cycles or during sample storage. Therefore, the decrease is merely in the extrinsic mobility, not the intrinsic one. This is also supported by the fact that SS after 6 months, which shows linear temperature dependence that is characteristic to standard FETs [Fig. 3(d)], has no notable difference from SS for the first cooling from room temperature to 1.5 K, indicating that surface states of the nanowire under the gate electrode are expected to be unaffected. In this paper, we use data obtained for the sample when it had a field effect mobility of $\sim 400 \text{ cm}^2/\text{Vs}$ unless otherwise stated. However, we emphasize that gate efficiency on the nanowire channel was not degraded during 6 months, as is seen from virtually unchanged SS values. This is also consistent with the results obtained by magnetotransport measurements as we discuss later, in which we confirm that the gate controllability of the Rashba parameter was not degraded after 6 months.




Figure 3. (a) Transfer characteristics of the device measured for the first cooling and after several coolings performed over 6 months. The device was stored in ambient conditions for 6 months when not in use. (b) Transfer characteristics of the device measured for various temperatures at $V_{sd} = 50$ mV. (c) Field-effect mobility and (d) SS values of the device plotted as a function of temperature for the first cooling and for the cooling after 6 months interval.

Having examined the FET performance of our device, we then investigated the effects of a spin-orbit interaction by conducting magnetotransport measurements at 1.5 K. Figure 4(a) shows the correction of magnetoconductance ($\Delta G \equiv \Delta G(B) - \Delta G(0)$) as a function of a magnetic field (B), where the magnetoconductance was deduced from the two-terminal dc-transport at $V_{sd} = 10$ mV. The data have been smoothed over $V_g \pm 15$ mV and $B \pm 15$ mT to exclude universal conductance fluctuations or other random fluctuations caused by impurities, as in refs 14, 16. In addition, our data are further averaged with respect to the reversed magnetic field sweep direction to fit the data with better accuracy as described below. As V_g increases, B dependence of ΔG changes from a dip to a peak, indicating a crossover from weak localization to weak antilocalization^{37,38}, which occurs for conducting channels in a variety of materials and devices^{9,39,40} in the presence of a strong spin-orbit interaction.

Such a crossover from weak localization to weak antilocalization has also been observed for various types of InAs FETs^{12–17}, where spin-orbit interaction is considered to be the Rashba SOI originating from a strong electric field. These devices have a mean free path shorter than the nanowire diameter, indicating that an electrical channel in a nanowire can be reasonably analysed in the framework of the disordered one-dimensional weak antilocalization model reported in ref. 38,

$$\Delta G = -\frac{2e^2}{hL_g} \left[3 \left(\frac{1}{l_\phi^2} + \frac{4}{3l_{so}^2} + \frac{1}{D\tau_B} \right)^{-1/2} - \frac{1}{2} \left(\frac{1}{l_\phi^2} + \frac{1}{D\tau_B} \right)^{-1/2} \right] \quad (1)$$

where h is Planck constant, L_g is the gate length, l_ϕ is the phase coherence length, l_{so} is the spin-orbit relaxation length, D is the diffusion constant, and τ_B is the magnetic relaxation time. Here τ_B is given by

$$\tau_B = \frac{3l_B^4}{W^2D} \quad (2)$$

with l_B being the magnetic length given by $l_B = \sqrt{\hbar/(2\pi eB)}$. Note that using this relation reduces fitting parameters to only l_{so} and l_ϕ .

Our device has a typical mean free path of 12 nm, which is smaller than the nanowire diameter of 100 nm. Therefore, the use of Eq. (1) is justified, as plotted by the solid lines in Fig. 4(a), which fit well with our data. l_{so} and l_ϕ are shown in Fig. 4(b), together with τ_{so} and τ_ϕ , which are deduced from $\tau_{so}(\tau_\phi) = l_{so}(l_\phi)^2/D$ with diffusion constant D given by $D = v_F^2 \tau/3$. Here v_F is the Fermi velocity and τ is the momentum scattering time




Figure 4. (a) Correction of conductance $\Delta G \equiv \Delta G(B) - \Delta G(0)$ as a function of magnetic field B for various gate voltages. The solid lines are fits using one-dimensional weak antilocalization model. The inset shows more data set near weak localization/weak antilocalization crossover. (b) V_g dependence of spin-orbit relaxation length l_{so} and phase coherence length l_ϕ extracted from ΔG shown in (a) (bottom) and corresponding relaxation time τ_{so} and τ_ϕ vs. V_g (top).

given by $\tau = \mu m^*/e$ (m^* : effective electron mass) with $m^* = 0.023 m_e$ (m_e : electron mass). We also note that $l_\phi > W$, which is required for a one-dimensional weak antilocalization condition, is satisfied as shown in Fig. 4(b). As V_g increases, l_{so} decreases and l_ϕ increases, reaching a crossover at $V_g \sim 0.5$ V. This corresponds to the gate voltage at which a crossover from weak localization to weak antilocalization occurs. The decreasing l_{so} accompanied by a rapid decrease in τ_{so} demonstrates that the spin-orbit relaxation length is tuned significantly by the electric field induced by the gate voltage.

Discussion

We in turn compare the V_g tunability of l_{so} obtained for our device with those already reported for other InAs nanowire FETs^{13–18}. As is clearly seen in Fig. 5(a), where l_{so} is plotted against V_g , our GAA MOS-type device shows superior V_g tunability; l_{so} is modulated several times in a V_g range an order of magnitude smaller than that used to operate back or top-gated (cylinder-on-plane) InAs nanowires^{13–16,18}, indicating that our GAA MOSFET can offer much lower power consumption than conventional nanowire MOSFETs. The tunability for our device also reaches a high level comparable to the previously reported best controllability obtained for an InAs nanowire device operated with electrolyte gating¹⁷. It is noteworthy that such high V_g tunability is achieved for a MOSFET, which has an advantage of easier and faster operation than ion-gated devices particularly in temperature-variable measurements. This is because ion-gated devices typically require the temperature to be increased to change the carrier density for ion polarization⁴¹, which itself requires a long time to stabilize²³. These types of devices sometimes take more than ten hours for temperature variation to minimize sample electrochemical degrading⁴².

Using experimentally extracted l_{so} , we calculated the Rashba coupling parameter α_R and corresponding electric field E_R . Here α_R is given by $\alpha_R = \frac{\hbar^2}{2m^* l_{so}} = \alpha_0 e E_R$, where \hbar is the reduced Planck constant and α_0 is the Rashba coefficient of bulk InAs $\alpha_0 = 1.17 \text{ nm}^2$ (ref. 43). Figure 5(b) shows α_R and E_R as a function of V_g . The red and blue circles indicate data obtained for the first cooling [with a mobility of $1200 \text{ cm}^2/\text{Vs}$, as shown in Fig. 3(a,c and d)] and for the cooling carried out with an interval of 6 months [with a mobility of $400 \text{ cm}^2/\text{Vs}$, as shown in Fig. 3(a–d)]. Despite the long time interval and difference in mobility, the α_R and E_R values obtained from two measurements are in good agreement. When V_g is increased above the threshold voltage V_{th} , α_R and E_R increase linearly as expected. A rapid increase in α_R up to $V_g \sim 1.5$ V provides Rashba parameter tunability reaching $1.2 \times 10^{-11} \text{ eVm/V}$.

Figure 5(b) also summarizes the V_g tunability of the Rashba SOI extracted from various devices, where our device is compared with an ion-gated InAs nanowire device¹⁷, a back-gated cylinder-on-plane InAs nanowire¹³, and other two-dimensional FETs fabricated from strong SOI material^{7,8}. Here α_R is estimated by analysing the crossover from weak localization to weak anti-localization for the nanowire devices, and is extracted from beating patterns in magnetotransport for the two-dimensional FETs. While the V_g tunabilities of α_R and E_R for our sample are about a quarter of their counterparts for the ion-gated device¹⁷, they greatly exceed the values




Figure 5. (a) Comparison of V_g dependence of l_{so} in our device and those in previously reported InAs nanowire devices. They are categorized as having GAA geometry and back- and/or top-gate (cylinder-on-plane) geometry. (b) Rashba parameter α_R and associated electric field E_R plotted as a function of V_g for our GAA InAs nanowire MOSFET, an InAs nanowire device using electrolyte¹⁷, an InAs nanowire device using a back-gate with cylinder-on-plane (COP) geometry¹³, InGaAs QW⁸, and InAs 2DEG used to develop a spin FET⁷. Data shown with red and blue symbols were obtained from measurement runs for the first cooling and for the cooling after 6 months interval in Fig. 3. (c) E_R as a function of E_L for our device and that in ref. 17. (d) E_R to E_L ratio as a function of V_g for our device and that in ref. 17.

obtained for a conventional back-gated cylinder-on-plane InAs nanowire MOSFET¹³ as well as those obtained for two-dimensional FETs fabricated from III-V material^{7,8}.

We further investigate the ratio of the calculated electric field E_L expected from GAA geometry and the E_R value that is directly associated with the Rashba SOI. In the cylinder capacitance model, the charge line density Q_L and associated electric field E_L are given by,

$$Q_L = \frac{C(V_g - V_{fb})}{L_g} \quad (3)$$

$$E_L = \frac{Q_L}{\pi(\epsilon_0\epsilon_{InAs})W} \quad (4)$$

where C is the cylindrical gate capacitance (see Method), V_{fb} is the gate voltage that gives flat band condition, W is the nanowire diameter, and ϵ_0 and ϵ_{InAs} are the vacuum and relative permittivities. The slope of the V_g dependence of E_L is extracted for our device from these equations. We use $C = 2.29 \times 10^{-14}$ F, $L_g = 3.3 \mu\text{m}$, $W = 100$ nm

for our sample. As for V_{fb} , we use gate voltage given by the intercept of $E_R = 0$ for the Rashba measurements. The dash-dotted line in Fig. 5(b) tracing our data has a slope that is twenty times smaller than that for calculated E_L . We then consider the ion-gated device described in ref. 17, where the authors adapted the same cylinder capacitance model to their device. We calculate E_L using the corresponding values shown in Supplementary Information in ref. 17 ($C = 1.44 \times 10^{-14}$ F, $L_g = 2 \mu\text{m}$, $W = 25$ nm). Their data are also traced by the dashed line with a slope twenty times smaller than E_L calculated for their device.

The inconsistency between E_L and E_R is pointed out in ref. 17, and they attributed it to electric field decay due to screening by the gate-induced charge in the nanowire channel⁴⁴, also noting that this decay would appear similarly in GAA MOS-type nanowires. We consider that the inconsistency we found with our device is partly associated with this charge screening, which is mainly due to surface-state pinning¹⁵. We also mention that the field gradient on V_g can be reduced by trap states or interface states possibly incorporated in a gate insulator, which would act as a reservoir for gate-induced carriers^{45,46}, even though our device is expected to have less interface state density due to the insertion of an Al_2O_3 layer before HfO_2 growth⁴⁷. When we assume the presence of interface states located between the InAs surface and the Al_2O_3 gate insulator, the interface state density required to explain the dash-dotted line would be very large, reaching $\sim 3 \times 10^{14} \text{eV}^{-1} \text{cm}^{-2}$ based on a model similar to that described in ref. 45. This unreasonably large value of the interface-state density itself suggests that our device is significantly affected by the charge screening effect.

To highlight the efficiency of our device, we compare E_L , E_R and E_R/E_L between the two devices. As expected from the device geometry, E_L for $V_g - V_{fb}$ of 1 V is calculated to be $4.0 \times 10^8 \text{V/m}$ for an ion-gated device (with their assumption of a Debye length of 1 nm (ref. 22), which corresponds to the gate insulator thickness in GAA geometry) and $1.0 \times 10^8 \text{V/m}$ for our device. It should be noted that, while we compare devices with different nanowire diameters, E_L is determined solely by the gate insulator material and gate geometry, and is thus inherently nearly independent of nanowire width. Although E_L for our device is about one quarter of its electrolyte counterpart, it is significant that a MOSFET has such a high E_L value owing to its thin high- κ gate dielectrics.

When E_R is plotted as a function of E_L , instead of V_g , as shown in Fig. 5(c), data from our MOS device and those from the ion-gated device fall on almost the same line. This consistency between totally different devices highlights the fact that our GAA device is fabricated as well as an ion-gated device as regards the gate-control efficiency that affects the Rashba SOI. Although the E_R to E_L ratio decreases to about 5% for both devices, our MOS device does not require any thermal cycle for gate voltage change unlike ion-gated device, and therefore enables *in-situ* continuous tuning of α_R . Furthermore, the E_R to E_L ratio in our device is nearly independent of V_g [see Fig. 5(d)], thus ensuring more stable SOI operation by sweeping gate voltage.

The above results demonstrate that our GAA geometry with high- κ gate dielectrics has the Rashba SOI tuning efficiency close to the best value ever achieved, at the same time as enabling the continuous *in-situ* tuning due to the faster response of MOS design. We believe that these advantages will make our device a prototype nanoscale MOSFET for use in realizing practical spin control application.

Method

InAs nanowires are grown by vapour-liquid-solid method using gold nanoparticles as catalysts⁴⁸. For the gate dielectrics, we combined two high- κ gate dielectrics of Al_2O_3 (2 nm) and HfO_2 (4 nm) grown by ALD. The growth of Al_2O_3 before HfO_2 can improve the interface between InAs and gate dielectrics, which may reduce the interface state density in ALD-grown gate dielectrics⁴⁷. As shown in Fig. 1(b), more than 90% of the channel length of our device is coated with a gate electrode. When we considered the contributions of ungated regions and deduced the corrected mobility as in refs 33 and 34, we found that the corrected mobility differs less than 5%, which allows us to disregard the contributions of the ungated regions. The sample was measured with a standard DC transport method or ac lock-in techniques at room temperature down to 1.5 K using a cryostat.

To obtain the gate capacitance, we used a standard cylindrical model. When a gate insulator with a thickness of h coats a nanowire with a radius r and length L_g , the gate capacitance C is given by $C = \frac{2\pi\epsilon_0\epsilon_h L_g}{\ln\left(1 + \frac{h}{r}\right)}$, where ϵ_h is relative permittivity of the gate insulator. Since our device employed a double layer of high- κ gate dielectrics, Al_2O_3 and HfO_2 , we use the total gate capacitance C_{tot} given by $\frac{1}{C_{\text{tot}}} = \frac{1}{C_1} + \frac{1}{C_2}$, where $C_1 = \frac{2\pi\epsilon_0\epsilon_{h_1} L_g}{\ln\left(1 + \frac{h_1}{r}\right)}$ and $C_2 = \frac{2\pi\epsilon_0\epsilon_{h_2} L_g}{\ln\left(1 + \frac{h_2}{r+h_1}\right)}$ with h_1 being the thickness of Al_2O_3 (2 nm) and h_2 being the thickness of HfO_2 (4 nm). The values used for our calculation are $C_{\text{tot}} = 2.29 \times 10^{-14}$ F, $L_g = 3.3 \mu\text{m}$, $r = 50$ nm ($W = 100$ nm), and $\epsilon_{\text{InAs}} = 12.5$.

Reference

- Datta, S. & Das, B. Electronic analog of the electro-optic modulator. *Appl. Phys. Lett.* **56**, 665–667, doi:10.1063/1.102730 (1990).
- Rashba, E. Properties of semiconductors with an extremum loop. 1. Cyclotron and combinational resonance in a magnetic field perpendicular to the plane of the loop. *Sov. Phys. Solid State* **2**, 1109–1122 (1960).
- Bychkov, Y. A. & Rashba, E. I. Properties of a 2D electron gas with lifted spectral degeneracy. *P. Zh. Eksp. Teor. Fiz.* **39**, 66–69 (1984).
- Manchon, A., Koo, H. C., Nitta, J., Frolov, S. M. & Duine, R. A. New perspectives for Rashba spin-orbit coupling. *Nat. Mater.* **14**, 871–882 (2015).
- Miller, J. B. *et al.* Gate-controlled spin-orbit quantum interference effects in lateral transport. *Phys. Rev. Lett.* **90**, 076807 (2003).
- Guzenko, V. A., Schäpers, Th. & Hardtdegen, H. Weak antilocalization in high mobility $\text{Ga}_{x-1}\text{In}_x\text{As}/\text{InP}$ two-dimensional electron gases with strong spin-orbit coupling. *Phys. Rev. B* **76**, 165301 (2007).
- Koo, H. C. *et al.* Control of spin precession in a spin-injected field effect transistor. *Science* **325**, 1515–1518 (2009).
- Nitta, J., Akazaki, T., Takayanagi, H. & Enoki, T. Gate control of spin-orbit interaction in an inverted $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ heterostructure. *Phys. Rev. Lett.* **78**, 1335–1338 (1997).
- Koga, T., Nitta, J., Akazaki, T. & Takayanagi, H. Rashba spin-orbit coupling probed by the weak antilocalization analysis in $\text{InAlAs}/\text{InGaAs}/\text{InAlAs}$ quantum wells as a function of quantum well asymmetry. *Phys. Rev. Lett.* **89**, 046801 (2002).

10. Kallaher, R. L., Heremans, J. J., Goel, N., Chung, S. J. & Santos, M. B. Spin-orbit interaction determined by antilocalization in an InSb quantum well. *Phys. Rev. B* **81**, 075303 (2010).
11. Schäpers, Th., Knobbe, J. & Guzenko, V. A. Effect of Rashba spin-orbit coupling on magnetotransport in InGaAs/InP quantum wire structures. *Phys. Rev. B* **69**, 235323 (2004).
12. Schierholz, C., Matsuyama, T., Merkt, U. & Meier, G. Weak localization and spin splitting in inversion layers on p-type InAs. *Phys. Rev. B* **70**, 233311 (2004).
13. Hansen, A. E., Björk, M. T., Fath, C., Thelander, C. & Samuelson, L. Spin relaxation in InAs nanowires studied by tunable weak antilocalization. *Phys. Rev. B* **71**, 205328 (2005).
14. Dhara, S. *et al.* Magnetotransport properties of individual InAs nanowires. *Phys. Rev. B* **79**, 121311 (2009).
15. Estévez Hernández, S. *et al.* Spin-orbit coupling and phase coherence in InAs nanowires. *Phys. Rev. B* **82**, 235303 (2010).
16. Roulleau, P. *et al.* Suppression of weak antilocalization in InAs nanowires. *Phys. Rev. B* **81**, 155449 (2010).
17. Liang, D. & Gao, X. P. A. Strong tuning of Rashba spin-orbit interaction in single InAs nanowires. *Nano Lett.* **12**, 3263 (2012).
18. Scherübl, Z. *et al.* Electrical tuning of Rashba spin-orbit interaction in multigated InAs nanowires. *Phys. Rev. B* **94**, 035444 (2016).
19. del Alamo, J. A. Nanometre-scale electronics with III–V compound semiconductors. *Nature* **479**, 317–323 (2011).
20. Dahl Nissen, P. *et al.* Comparison of gate geometries for tunable, local barriers in InAs nanowires. *J. Appl. Phys.* **112**, 084323 (2012).
21. Keem, K. *et al.* Fabrication and device characterization of omega-shaped-gate ZnO nanowire field-effect transistors. *Nano Lett.* **6**, 1454–1458 (2006).
22. van Weperen, I. *et al.* Spin-orbit interaction in InSb nanowires. *Phys. Rev. B* **91**, 201413(R) (2015).
23. Allain, A. & Kis, A. Electron and hole mobilities in single-layer WSe₂. *ACS Nano* **8**, 7180–7185 (2014).
24. Sasaki, S. *et al.* Encapsulated gate-all-around InAs nanowire field-effect transistors. *Appl. Phys. Lett.* **103**, 213502 (2013).
25. Sasaki, S. *et al.* Self-aligned gate-all-around InAs/InP core-shell nanowire field-effect transistors. *J. J. of Appl. Phys.* **54**, 04DN04 (2015).
26. Ng, H. T. *et al.* Single crystal nanowire vertical surround-gate field-effect transistor. *Nano Lett.* **4**, 1247–1252 (2004).
27. Thelander, C. *et al.* Development of a vertical wrap-gated InAs FET. *IEEE Trans. Electron Devices* **55**, 3030–3036 (2008).
28. Ferain, I., Colinge, C. A. & Colinge, J.-P. Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature* **479**, 310–316 (2011).
29. Dey, A. W. *et al.* High-performance InAs nanowire MOSFETs. *IEEE Electron Device Lett.* **33**, 791–793 (2012).
30. Tomioka, K., Yoshimura, M. & Fukui, T. A III–V nanowire channel on silicon for high-performance vertical transistors. *Nature* **488**, 189–192 (2012).
31. Storm, K., Nylund, G., Samuelson, L. & Micolich, A. P. Realizing lateral wrap-gated nanowire FETs: Controlling gate length with chemistry rather than lithography. *Nano Lett.* **12**, 1–6 (2012).
32. Dhara, S. *et al.* Facile fabrication of lateral nanowire wrap-gate devices with improved performance. *Appl. Phys. Lett.* **99**, 173101 (2011).
33. Li, Q. *et al.* Suspended InAs nanowire gate-all-around field-effect transistors. *Appl. Phys. Lett.* **105**, 113106 (2014).
34. Shen, L.-F. *et al.* High-performance wrap-gated InGaAs nanowire field-effect transistors with sputtered dielectrics. *Sci. Rep.* **5**, 16871 (2015).
35. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **6**, 147–150 (2011).
36. Gunawan, O. *et al.* Measurement of carrier mobility in silicon nanowires. *Nano Lett.* **8**, 1566–1571 (2008).
37. Hikami, S., Larkin, A. I. & Nagaoka, Y. Spin-Orbit Interaction and Magnetoresistance in the Two Dimensional Random System. *Prog. Theor. Phys.* **63**, 707 (1980).
38. Kurdak, Ç., Chang, A. M., Chin, A. & Chang, T. Y. Quantum interference effects and spin-orbit interaction in quasi-one-dimensional wires and rings. *Phys. Rev. B* **46**, 6846 (1992).
39. Wang, Z. *et al.* Strong interface-induced spin-orbit interaction in graphene on WS₂. *Nat. Commun.* **6**, 8339 (2015).
40. Bao, L. *et al.* Weak Anti-localization and Quantum Oscillations of Surface States in Topological Insulator Bi₂Se₃Te. *Sci. Rep.* **2**, 726 (2012).
41. Gallagher, P. *et al.* A high-mobility electronic system at an electrolyte-gated oxide surface. *Nat Commun* **6**, 6437 (2015).
42. Gallagher, P., Lee, M., Williams, J. R. & Goldhaber-Gordon, D. Gate-tunable superconducting weak link and quantum point contact spectroscopy on a strontium titanate surface. *Nat. Phys.* **10**, 748–752 (2014).
43. Winkler, R. *Spin orbit coupling effects in two-dimensional electron and hole systems.* (Springer-Verlag: Berlin, Heidelberg, New York, 2003).
44. Gao, X. P. A., Zheng, G. & Lieber, C. M. Subthreshold regime has the optimal sensitivity for nanowire FET biosensors. *Nano Lett.* **10**, 547–552 (2010).
45. Takase, K., Tanabe, S., Sasaki, S., Hibino, H. & Muraki, K. Impact of graphene quantum capacitance on transport spectroscopy. *Phys. Rev. B* **86**, 165435 (2012).
46. Takase, K., Hibino, H. & Muraki, K. Probing the extended-state width of disorder-broadened Landau levels in epitaxial graphene. *Phys. Rev. B* **92**, 125407 (2015).
47. Suzuki, R. *et al.* 1 nm-capacitance-equivalent-thickness HfO₂/Al₂O₃/InGaAs metal-oxide-semiconductor structure with low interface trap density and low gate leakage current density. *Appl. Phys. Lett.* **100**, 132906 (2012).
48. Tateno, K., Zhang, G., Gotoh, H. & Sogawa, T. VLS growth of alternating InAsP/InP heterostructure nanowires for multiple-quantum-dot structures. *Nano Lett.* **12**, 2888–2893 (2012).

Acknowledgements

We thank H. Murofushi and S. Saito for technical support.

Author Contributions

K. Takase and S.S. conceived the experiments. K. Takase and Y.A. measured and analyzed the data. Y.A. fabricated the devices under the supervision of S.S. K. Tateno and G.Z. grew InAs nanowires. K. Takase wrote the manuscript with input from all the authors.

Additional Information

Competing Interests: The authors declare that they have no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the

Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2017