

## Article

# A Direct n<sup>+</sup>-Formation Process by Magnetron Sputtering an Inter-Layer Dielectric for Self-Aligned Coplanar Indium Gallium Zinc Oxide Thin-Film Transistors

Xinlv Duan <sup>1,2</sup>, Congyan Lu <sup>1</sup>, Xichen Chuai <sup>1,2</sup>, Qian Chen <sup>1,2</sup>, Guanhua Yang <sup>1</sup> and Di Geng <sup>1,\*</sup>

<sup>1</sup> Key Laboratory of Microelectronics Device and Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China; duanxinlv@ime.ac.cn (X.D.); lucongyan@ime.ac.cn (C.L.); chuaiXichen@ime.ac.cn (X.C.); chenqian@ime.ac.cn (Q.C.); yangguanhua@ime.ac.cn (G.Y.)

<sup>2</sup> University of Chinese Academy of Sciences, Beijing 100049, China

\* Correspondence: digeng@ime.ac.cn; Tel.: +86-010-82995582

**Abstract:** An inter-layer dielectric (ILD) deposition process to simultaneously form the conductive regions of self-aligned (SA) coplanar In-Ga-Zn-O (IGZO) thin-film transistors (TFTs) is demonstrated. N<sup>+</sup>-IGZO regions and excellent ohmic contact can be obtained without additional steps by using a magnetron sputtering process to deposit a SiO<sub>x</sub> ILD. The fabricated IGZO TFTs show a subthreshold swing (SS) of 94.16 mV/decade and a linear-region field-effect mobility ( $\mu_{FE}$ ) of 23.06 cm<sup>2</sup>/Vs. The channel-width-normalized source/drain series resistance ( $R_{SDW}$ ) extracted using the transmission line method (TLM) is approximately as low as 9.4  $\Omega$ ·cm. The fabricated ring oscillator (RO) with a maximum oscillation frequency of 1.75 MHz also verifies the applicability of the TFTs.

**Keywords:** self-aligned coplanar; IGZO TFT; S/D region; n<sup>+</sup>-formation; magnetron sputtering inter-layer dielectric



**Citation:** Duan, X.; Lu, C.; Chuai, X.; Chen, Q.; Yang, G.; Geng, D. A Direct n<sup>+</sup>-Formation Process by Magnetron Sputtering an Inter-Layer Dielectric for Self-Aligned Coplanar Indium Gallium Zinc Oxide Thin-Film Transistors. *Micromachines* **2022**, *13*, 652. <https://doi.org/10.3390/mi13050652>

Academic Editor: Hyung Koun Cho

Received: 27 March 2022

Accepted: 18 April 2022

Published: 19 April 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.




**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Indium-Gallium-Zinc-Oxide (IGZO) thin-film transistors (TFTs) with staggered structures, such as etch-stopper (ES) and back-channel-etched (BCE) structures, have been proven to be useable as circuit devices in flat-panel displays [1,2]. However, due to the overlap between gate and source/drain (S/D) electrodes, these staggered-structure devices inevitably have large parasitic capacitances, which result in a low operating speed of TFT devices. A self-aligned (SA) coplanar structure is a promising solution to overcome this parasitic capacitance problem [3]. Forming conductive n<sup>+</sup>-IGZO to obtain ohmic contact between active S/D regions and S/D electrodes is an important process for SA coplanar devices. Many methods for this process have been proposed, and the fabricated IGZO devices have good performance. Plasma treatment (Ar, H<sub>2</sub>, etc.) [4,5] and deep-ultraviolet (DUV) irradiation [6] are commonly used. However, these solutions require an extra step, as shown in Figure 1a, which leads to additional process costs. Forming n<sup>+</sup>-IGZO during the overetching of a SiO<sub>2</sub> gate insulator (GI) is a simple method [7,8]. However, this method is not applicable when the GI-etching plasma can etch IGZO films. Recently, the formation of n<sup>+</sup>-IGZO regions by simply coating an organic inter-layer dielectric (ILD) has been demonstrated, and a channel-width-normalized S/D series resistance ( $R_{SDW}$ ) of 24  $\Omega$ ·cm was obtained [9]. This report shows the possibility of forming n<sup>+</sup>-IGZO regions during the ILD deposition process. Based on this idea, other novel methods to fabricate low- $R_{SDW}$  SA coplanar IGZO TFTs are worth investigating.

In this work, we use a magnetron sputtering process to deposit a SiO<sub>x</sub> ILD and simultaneously form n<sup>+</sup>-IGZO regions for SA coplanar IGZO TFTs. In this way, ILD deposition and n<sup>+</sup>-formation can be combined into one step, as shown in Figure 1b. The fabricated devices have quite low  $R_{SDW}$ . The mechanism of reducing the IGZO film

resistivity by the sputtering process is investigated by X-ray photoelectron spectroscopy (XPS) analysis. Ring oscillators (ROs) composed of the fabricated SA coplanar TFTs show good frequency characteristics, which indicates that these TFTs have the potential to be used in high-speed circuits.  $\text{SiO}_x$  is a commonly used insulating layer [10]; moreover, sputtering  $\text{SiO}_x$  and sputtering IGZO can share one piece of sputtering equipment. Considering the material compatibility and equipment compatibility of sputtered  $\text{SiO}_x$ , as well as the reduction in process steps, this sputtering treatment method is expected to become an industrial production technology for SA coplanar IGZO TFTs.



**Figure 1.** (a) Common two-step process and (b) proposed one-step process for IGZO  $n^+$ -region formation and ILD deposition. (c) Cross-sectional diagram and (d) optical microscope image of the fabricated SA coplanar IGZO TFT.

## 2. Experiment

SA coplanar IGZO TFTs are fabricated on a 300-nm-thick thermal silicon dioxide substrate. First, an IGZO film with a thickness of 20 nm is deposited as an active layer by a magnetron sputtering process using an IGZO target with an atomic ratio of  $\text{In}_2\text{O}_3:\text{Ga}_2\text{O}_3:\text{ZnO} = 1:1:2$  mol.%. After depositing 30-nm-thick  $\text{Al}_2\text{O}_3$  as a GI by atomic layer deposition (ALD), a 50/50-nm-thick Ti/Cr bilayer is formed as a gate electrode by a lift-off process. By using the gate electrode as a shield layer, the GI can be SA-etched by  $\text{Ar}/\text{BCl}_3$  (10 sccm/40 sccm) plasma etching [11] without an additional photolithography step. This plasma etching must be precisely controlled to avoid etching the IGZO layer since  $\text{Ar}/\text{BCl}_3$  plasma can also etch IGZO films [12]. Diluted acid is used as a wet etchant for patterning the IGZO layer [13]. Then, a  $\text{SiO}_x$  ILD layer with a thickness of 50 nm is deposited by a magnetron sputtering process under an  $\text{Ar}:\text{O}_2$  gas ratio of 20:1 sccm, and, simultaneously, the  $n^+$ -formation process of the S/D region in the IGZO layer is completed. The  $\text{SiO}_x$  layer is etched by a dry etching process to form contact holes. A 20/80-nm Ti/Au bilayer is deposited as S/D electrodes and patterned by a lift-off process. Finally, a postannealing process is performed at a temperature of 180 °C for 2 h.


Figure 1c shows a cross-sectional diagram of the fabricated devices. Figure 1d shows an optical microscope image of a fabricated device with a channel width ( $W$ ) of 20  $\mu\text{m}$  and a channel length ( $L$ ) of 10  $\mu\text{m}$ .

### 3. Results and Discussion

The fabricated SA coplanar IGZO TFTs are measured using an Agilent B1500A semiconductor parameter analyzer in a dark box. Figure 2a shows the transfer characteristics and gate leakage characteristics of the TFT with  $W = 10 \mu\text{m}$  and  $L = 15 \mu\text{m}$  at drain voltages ( $V_{DS}$ ) of 0.1 and 7 V. The transfer curves exhibit excellent device performance with a low gate leakage current characteristic. The transistor parameters of the device presented in Figure 2a can be estimated from the linear-region transfer curve ( $V_{DS} = 0.1 \text{ V}$ ). The turn-on voltage ( $V_{on}$ ) and subthreshold swing (SS) are estimated to be  $-0.3 \text{ V}$  and  $94.16 \text{ mV/decade}$ , respectively. The field-effect mobility ( $\mu_{FE}$ ) can be calculated from the transfer curve in the linear region ( $V_{DS} = 0.1 \text{ V}$ ) using the following equation [6]:

$$\mu_{FE} = \frac{Lg_m}{WC_iV_{DS}} = \frac{L(dI_D/dV_{GS})}{WC_iV_{DS}} \quad (1)$$

where  $L$  is the channel length,  $g_m$  is the transconductance,  $I_D$  is the drain current,  $V_{GS}$  is the gate voltage,  $W$  is the channel width,  $C_i$  is the capacitance per unit area of gate oxide, and  $V_{DS}$  is the drain bias (0.1 V). According to this equation, the calculated  $\mu_{FE}$  of the presented device is approximately  $23.06 \text{ cm}^2/\text{Vs}$ . In addition, the average  $\mu_{FE}$  and SS of the 37 devices under test (DUTs) are approximately  $21.37 \text{ cm}^2/\text{Vs}$  and  $100.35 \text{ mV/decade}$ , respectively. Figure 2b shows the output characteristics of the same TFT under varying gate voltage ( $V_{GS}$ ) from 0 V to 8 V. The output curves exhibit a good saturation characteristic at large  $V_{DS}$  and good ohmic behavior at low  $V_{DS}$ , which means that the IGZO film of the fabricated device has good ohmic contact with the S/D electrodes.



**Figure 2.** (a) Transfer characteristics and (b) output characteristics of a fabricated device. (c) Variation in the total resistance ( $R_{TOT}$ ) as a function of channel length (channel width is fixed at  $20 \mu\text{m}$ ) at various gate voltages. (d)  $R_{TOT}$  values at  $L = \Delta L$  of the TFTs with different channel widths extracted using the transmission line method.

The S/D series resistance ( $R_{SD}$ ) is extracted by using the transmission line method (TLM) [6,14]. In this method, the total resistance ( $R_{TOT}$ ) of a fabricated device is given by  $V_{DS}/I_{DS}$  from the transfer curve in the linear region.  $R_{TOT}$  can be expressed by the following equation [6]:

$$R_{TOT} = \frac{V_{DS}}{I_{DS}} = R_{ch} + R_{SD} = \frac{L - \Delta L}{\mu_{FE} C_i W (V_{GS} - V_{th})} + R_{SD} \quad (2)$$

where  $R_{ch}$  is the channel resistance,  $L$  is the designed channel length,  $\Delta L$  is the difference between the designed channel length and the actual channel length,  $C_i$  is the capacitance per unit area of gate oxide,  $W$  is the channel width, and  $V_{th}$  is the threshold voltage. According to this equation, when  $L - \Delta L = 0$ ,  $R_{SD}$  equals  $R_{TOT}$ . Therefore, by fitting the  $R_{TOT}$ - $L$  relationship of the TFTs with a fixed  $W$  and varying  $V_{GS}$ , the fitted lines will intersect at the point of  $L - \Delta L = 0$ , and the y-axis value of this point will be  $R_{SD}$ . Figure 2c shows the  $R_{TOT}$ - $L$  relationship of the fabricated devices with a fixed  $W$  of 20  $\mu\text{m}$  at  $V_{DS} = 0.1$  V. The intersection is defined as the point where the  $R_{TOT}$  variance of the fitted lines is minimal, and the mean value of the corresponding  $R_{TOT}$  is estimated as  $R_{SD}$ . Details near the intersection are shown as the inset in Figure 2c.  $R_{SD}$  and  $\Delta L$  are evaluated to be 4.68 k $\Omega$  and 1.03  $\mu\text{m}$ , respectively. The  $R_{TOT}$  values under different  $V_{GS}$  at  $L = \Delta L$  ( $\Delta L = 1.03$   $\mu\text{m}$  when  $W = 20$   $\mu\text{m}$ ) are shown as the blue line in Figure 2d. Since the  $R_{SD}$  value is related to  $W$  [15], the  $R_{SD}$  values of the fabricated devices with  $W$  of 10  $\mu\text{m}$  and 50  $\mu\text{m}$  are also extracted using the TLM, and the corresponding  $R_{TOT}$  at  $L = \Delta L$  ( $\Delta L = 1.23$   $\mu\text{m}$  when  $W = 10$   $\mu\text{m}$  and  $\Delta L = 0.88$   $\mu\text{m}$  when  $W = 50$   $\mu\text{m}$ ) are shown as the red line and yellow line in Figure 2d, respectively. According to Figure 2d, the  $R_{SD}$  values obtained from the mean value of the corresponding  $R_{TOT}$  are 10.77 k $\Omega$  and 2.09 k $\Omega$  when  $W = 10$   $\mu\text{m}$  and 50  $\mu\text{m}$ , respectively. The channel-width-normalized  $R_{SD}$  ( $R_{SD}W$ ) is obtained by the product of  $R_{SD}$  and  $W$  [15]. Therefore, the  $R_{SD}W$  values of the TFTs with  $W = 10$   $\mu\text{m}$ , 20  $\mu\text{m}$ , and 50  $\mu\text{m}$  are approximately 10.8  $\Omega\cdot\text{cm}$ , 9.4  $\Omega\cdot\text{cm}$ , and 10.5  $\Omega\cdot\text{cm}$ , respectively, and the mean value of these three  $R_{SD}W$  values is the average  $R_{SD}W$ , which is 10.2  $\Omega\cdot\text{cm}$ . At different  $W$ , the  $R_{SD}W$  values are similar and quite small, which proves that the extracted  $R_{SD}W$  values are convincing, and the fabricated TFTs have good ohmic contacts with good uniformity. Table 1 shows the comparison of the  $R_{SD}W$  extracted from IGZO TFTs with different  $n^+$ -formation processes. The  $R_{SD}W$  value of this work is the smallest among these works, which further proves that the excellent ohmic properties of the fabricated TFTs in this work are competitive in the field of IGZO TFTs.

**Table 1.** Benchmark of minimum  $R_{SD}W$  for IGZO TFTs with different  $n^+$ -formation processes.

Reference	$n^+$ -Formation Process	$R_{SD}W_{\min}$ ( $\Omega\cdot\text{cm}$ )
[8]	Overetch SiO <sub>2</sub> GI	21.8
[9]	Organic ILD	24
[16]	H <sub>2</sub> plasma treatment	75.5
[5]	Ar plasma treatment	128
[17]	UV irradiation	27
<b>This work</b>	<b>Sputtered ILD</b>	<b>9.4</b>

The mechanism of reducing the IGZO resistivity by sputtering treatment is also investigated using XPS analysis. The O 1s peaks of IGZO films without and after sputtering treatment are shown in Figure 3a,b, respectively. The peak is fitted by three Gaussian distributions, centered at the low binding energy peak ( $O_L$ ) of 530.15 eV, the medium binding energy peak ( $O_M$ ) of 531.25 eV, and the high binding energy peak ( $O_H$ ) of 532.4 eV.  $O_L$  is related to the oxygen in the metal-oxide bond (M-O), which forms the stable amorphous structure of IGZO films [18].  $O_M$  can be assigned to oxygen vacancies ( $O_V$ ), which are generally considered to be donor defects [6,19].  $O_H$  is commonly attributed to the oxygen in hydroxide (O-H), which is associated with shallow donors [6,18,20]. Compared to the

19.6% concentration of  $O_V$  in the untreated IGZO film in Figure 3a, the  $O_V$  concentration of the IGZO film after sputtering treatment significantly increases to 55.88%. The dissociation energies of Si-O, Ga-O, In-O, and Zn-O bonds are 799 kJ/mol, 374 kJ/mol, 346 kJ/mol, and <250 kJ/mol, respectively [21]. During the sputtering deposition of the  $SiO_x$  ILD, the ion bombardment breaks the M-O bonds in the IGZO film. Since the oxygen content in the sputtering atmosphere is very low (<4 mol%) and the Si-O bond exhibits a larger dissociation energy, Si may take away the oxygen ions in the IGZO film. This process can be represented by the following equation:





Figure 3. XPS spectra of IGZO films showing O 1s peaks in different states. (a) Without sputtering treatment. (b) After sputtering treatment.

This reaction could be the mechanism for the increase in the  $O_V$  concentration after sputtering deposition. Generally,  $O_V$  are considered to act as donor defects in IGZO films that supply electron carriers for conduction [19,22], and an increase in the  $O_V$  concentration in IGZO films usually means high conductivity. Therefore, sputtering  $SiO_x$  as the ILD of SA coplanar IGZO TFTs can effectively form ohmic contact between the IGZO-S/D region and the S/D electrode.

To demonstrate the usability of the proposed SA coplanar IGZO TFTs, inverters and ROs consisting of the fabricated devices are also measured [23,24]. Figure 4a shows the voltage transfer characteristic (VTC) and corresponding cross current of the inverter with a beta ratio ( $\beta$ ) of 9/1. Specifically, the W/L ratios of the load TFT ( $W_L/L_L$ ) and driving TFT ( $W_D/L_D$ ) are 50  $\mu\text{m}/10 \mu\text{m}$  and 450  $\mu\text{m}/10 \mu\text{m}$ , respectively. The inset of Figure 4a shows a schematic of the inverter. This inverter shows good level conversion at a supply voltage ( $V_{DD}$ ) of 5 V. Figure 4b shows an optical microscope image of the fabricated seven-stage RO with a buffer inverter. The buffer inverter is connected to the “OUT” pad for measuring the output signal of the RO. During the measurement, a constant voltage signal of different values is applied on the “VDD” pad, and the “GND” pad is connected to a ground signal. An oscilloscope is used to detect the output signal through the “OUT” pad. Figure 4c shows the RO frequency ( $f_{OSC}$ ) measured under different  $V_{DD}$  varying from 5 V to 25 V. As  $V_{DD}$  increases,  $f_{OSC}$  increases accordingly. When  $V_{DD} = 5$  V, the measured  $f_{OSC}$  is 105.8 kHz. A maximum  $f_{OSC}$  of 1.75 MHz is measured when  $V_{DD} = 25$  V. According to Figure 4c, the frequency of the fabricated RO exhibits a linear correlation with the supply voltage. Figure 4d shows the waveform of the output signal with a maximum frequency of 1.75 MHz detected by the oscilloscope. The inset of Figure 4d shows the waveform after zooming in. The smooth transition between high level and low level observed from the waveform indicates that the measured RO can work stably, which means that the fabricated TFTs are suitable for the application of high-speed IGZO TFT circuits.




Figure 4. (a) VTC, cross current, and schematic of the inverter with a  $\beta$  of 9/1 at  $V_{DD} = 5\text{ V}$ . (b) Optical microscope image of the fabricated 7-stage RO. (c) RO frequency under different  $V_{DD}$ . (d) RO output at  $V_{DD} = 25\text{ V}$  measured by an oscilloscope.

#### 4. Conclusions

A direct  $n^+$ -region formation process for SA coplanar IGZO TFTs is proposed and studied. By employing magnetron sputtering to both deposit the  $\text{SiO}_x$  ILD layer and reduce the resistivity of the IGZO S/D regions, ohmic contact between the IGZO layer and the S/D metal electrode can be simply obtained without additional steps or equipment. The fabricated TFTs exhibit excellent performance, with  $V_{on}$ , SS, and linear-region  $\mu_{FE}$  of  $-0.3\text{ V}$ ,  $94.16\text{ mV/decade}$ , and  $23.06\text{ cm}^2/\text{Vs}$ , respectively. By using the TLM, the extracted minimum  $R_{SD}W$  is approximately  $9.4\ \Omega\cdot\text{cm}$ . XPS analysis reveals that the improved conductivity of IGZO films can be attributed to the significant increase in  $O_V$  concentration. The fabricated inverter shows good level conversion. The measured maximum  $f_{osc}$  of the RO output waveform can reach  $1.75\text{ MHz}$  with a smooth transition. Because of the process compatibility and excellent device performance, the fabrication technology proposed in this work is expected to be applied in the production of high-speed TFT circuits and flat-panel displays.

**Author Contributions:** X.D. conceived the idea. C.L. and X.C. took part in the experiment and discussion. Q.C. and G.Y. provided expertise. X.D. provided the writing. D.G. supervised the work. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported in part by the National Key Research and Development Program (Grant No. 2018YFA0208503); by the Opening Project of the Key Laboratory of Microelectronic Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences; by the National Natural Science Foundation of China (Grant Nos. 61890944, 61725404, 61874134, 61804170, 61821091, 61888102, 61720106013, 61904195, 61404164 and 62004214); by the Beijing Training Project for the Leading Talents in S&T under Grant No. Z151100000315008; and by the Strategic Priority Research Program of Chinese Academy of Sciences (Grant Nos. XDB30030000 and XDB30030300).

**Data Availability Statement:** The data that support the findings of this study are available from the corresponding author upon request.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Tai, A.-H.; Yen, C.-C.; Chen, T.-L.; Chou, C.-H.; Liu, C.W. Mobility Enhancement of Back-Channel-Etch Amorphous InGaZnO TFT by Double Layers with Quantum Well Structures. *IEEE Trans. Electron. Devices* **2019**, *66*, 4188–4192. [[CrossRef](#)]
2. Koretomo, D.; Toda, T.; Matsuda, T.; Kimura, M.; Furuta, M. Anomalous Increase in Field-Effect Mobility in In–Ga–Zn–O Thin-Film Transistors Caused by Dry-Etching Damage through Etch-Stop Layer. *IEEE Trans. Electron. Devices* **2016**, *63*, 2785–2789. [[CrossRef](#)]
3. Ha, C.; Lee, H.-J.; Kwon, J.-W.; Seok, S.-Y.; Ryoo, C.-I.; Yun, K.-Y.; Kim, B.-C.; Shin, W.-S.; Cha, S.-Y. 69.2:Distinguished Paper: High Reliable a-IGZO TFTs with Self-Aligned Coplanar Structure for Large-Sized Ultrahigh-Definition OLED TV. *SID Symp. Dig. Tech. Pap.* **2015**, *46*, 1020–1022. [[CrossRef](#)]
4. Park, J.-S.; Jeong, J.K.; Mo, Y.-G.; Kim, H.D.; Kim, S.-I. Improvements in the device characteristics of amorphous indium gallium zinc oxide thin-film transistors by Ar plasma treatment. *Appl. Phys. Lett.* **2007**, *90*, 262106. [[CrossRef](#)]
5. Du Ahn, B.; Shin, H.S.; Kim, H.J.; Park, J.-S.; Jeong, J.K. Comparison of the effects of Ar and H<sub>2</sub> plasmas on the performance of homojunctioned amorphous indium gallium zinc oxide thin film transistors. *Appl. Phys. Lett.* **2008**, *93*, 203506. [[CrossRef](#)]
6. Ryu, S.-M.; Kim, M.-H.; Jeon, S.-H.; Lim, J.-H.; Choi, D.-K. Self-Aligned Coplanar Top Gate In–Ga–ZnO Thin-Film Transistors Exposed to Various DUV Irradiation Energies. *IEEE Trans. Electron. Devices* **2016**, *63*, 3123–3127. [[CrossRef](#)]
7. Hong, S.-Y.; Kim, H.-J.; Kim, D.-H.; Jeong, H.-Y.; Song, S.-H.; Cho, I.-T.; Noh, J.; Yun, P.S.; Lee, S.-W.; Park, K.-S.; et al. Study on the Lateral Carrier Diffusion and Source-Drain Series Resistance in Self-Aligned Top-Gate Coplanar InGaZnO Thin-Film Transistors. *Sci. Rep.* **2019**, *9*, 6588. [[CrossRef](#)]
8. On, N.; Kim, B.K.; Lee, S.; Kim, E.H.; Lim, J.H.; Jeong, J.K. Hot Carrier Effect in Self-Aligned In–Ga–Zn–O Thin-Film Transistors with Short Channel Length. *IEEE Trans. Electron. Devices* **2020**, *67*, 5544–5551. [[CrossRef](#)]
9. Kim, H.-E.; Furuta, M.; Yoon, S.-M. A Facile Doping Process of the Organic Inter-Layer Dielectric for Self-Aligned Coplanar In–Ga–Zn–O Thin-Film Transistors. *IEEE Electron. Device Lett.* **2020**, *41*, 393–396. [[CrossRef](#)]
10. Choi, S.-H.; Han, M.-K. Effect of Deposition Temperature of SiO<sub>x</sub> Passivation Layer on the Electrical Performance of a-IGZO TFTs. *IEEE Electron. Device Lett.* **2012**, *33*, 396–398. [[CrossRef](#)]
11. Yang, X.; Kim, D.-P.; Um, D.-S.; Kim, G.-H.; Kim, C.-I. Temperature dependence on dry etching of Al<sub>2</sub>O<sub>3</sub> thin films in BCl<sub>3</sub>/Cl<sub>2</sub>/Ar plasma. *J. Vac. Sci. Technol. A Vac. Surf. Films* **2009**, *27*, 821–825. [[CrossRef](#)]
12. Joo, Y.-H.; Woo, J.-C.; Kim, C.-I. A Study of the Surface Chemical Reactions on IGZO Thin Film in BCl<sub>3</sub>/Ar Inductively Coupled Plasma. *J. Electrochem. Soc.* **2012**, *159*, D190–D195. [[CrossRef](#)]
13. Shi, X.; Lu, C.; Duan, X.; Chen, Q.; Ji, H.; Su, Y.; Chuai, X.; Liu, D.; Zhao, Y.; Yang, G.; et al. Study of Positive-Gate-Bias-Induced Hump Phenomenon in Amorphous Indium–Gallium–Zinc Oxide Thin-Film Transistors. *IEEE Trans. Electron. Devices* **2020**, *67*, 1606–1612. [[CrossRef](#)]
14. Sato, A.; Abe, K.; Hayashi, R.; Kumomi, H.; Nomura, K.; Kamiya, T.; Hirano, M.; Hosono, H. Amorphous In–Ga–Zn–O coplanar homojunction thin-film transistor. *Appl. Phys. Lett.* **2009**, *94*, 133502. [[CrossRef](#)]
15. Wang, W.; Li, L.; Ji, Z.; Lu, C.; Liu, Y.; Lv, H.; Xu, G.; Liu, M. Analysis of the temperature dependent contact resistance in amorphous InGaZnO thin film transistors. In Proceedings of the 2015 28th International Vacuum Nanoelectronics Conference (IVNC), Guangzhou, China, 13–17 July 2015; pp. 206–207. [[CrossRef](#)]
16. Du Ahn, B.; Shin, H.S.; Kim, G.H.; Park, J.-S.; Kim, H.J. A Novel Amorphous InGaZnO Thin Film Transistor Structure without Source/Drain Layer Deposition. *Jpn. J. Appl. Phys.* **2009**, *48*, 03B019. [[CrossRef](#)]
17. Kim, M.-M.; Ryu, S.-M.; Lim, J.H.; Choi, D.-K. Coplanar homojunction a-InGaZnO thin film transistor fabricated using ultraviolet irradiation. *RSC Adv.* **2015**, *5*, 82947–82951. [[CrossRef](#)]
18. Kamiya, T.; Nomura, K.; Hosono, H. Present status of amorphous In–Ga–Zn–O thin-film transistors. *Sci. Technol. Adv. Mater.* **2010**, *11*, 044305. [[CrossRef](#)]
19. Jianke, Y.; Ningsheng, X.; Shaozhi, D.; Jun, C.; Juncong, S.; Shieh, H.D.; Po-Tsun, L.; Yi-Pai, H. Electrical and Photosensitive Characteristics of a-IGZO TFTs Related to Oxygen Vacancy. *IEEE Trans. Electron. Devices* **2011**, *58*, 1121–1126. [[CrossRef](#)]
20. Chen, M.; Pei, Z.; Sun, C.; Wen, L.; Wang, X. Surface characterization of transparent conductive oxide Al-doped ZnO films. *J. Cryst. Growth* **2000**, *220*, 254–262. [[CrossRef](#)]
21. Saito, N.; Miura, K.; Ueda, T.; Tezuka, T.; Ikeda, K. High-Mobility and H<sub>2</sub>-Anneal Tolerant InGaSiO/InGaZnO/InGaSiO Double Hetero Channel Thin Film Transistor for Si-LSI Compatible Process. *IEEE J. Electron. Devices Soc.* **2018**, *6*, 500–505. [[CrossRef](#)]
22. Kim, J.; Bang, S.; Lee, S.; Shin, S.; Park, J.; Seo, H.; Jeon, H. A study on H<sub>2</sub> plasma treatment effect on a-IGZO thin film transistor. *J. Mater. Res.* **2012**, *27*, 2318–2325. [[CrossRef](#)]
23. Seok, M.J.; Choi, M.H.; Mativenga, M.; Geng, D.; Kim, D.Y.; Jang, J. A Full-Swing a-IGZO TFT-Based Inverter with a Top-Gate-Bias-Induced Depletion Load. *IEEE Electron. Device Lett.* **2011**, *32*, 1089–1091. [[CrossRef](#)]
24. Tiwari, B.; Bahubalindrani, P.G.; Santos, A.; Santa, A.; Figueiredo, C.; Pereira, M.; Martins, R.; Fortunato, E.; Barquinha, P. Low-Voltage High-Speed Ring Oscillator with a-InGaZnO TFTs. *IEEE J. Electron. Devices Soc.* **2020**, *8*, 584–588. [[CrossRef](#)]