



# An Efficient New Static Scheduling Heuristic for Accelerated Architectures

Thomas McSweeney<sup>1</sup>(✉) , Neil Walton<sup>1</sup> , and Mawussi Zounon<sup>1,2</sup> 

<sup>1</sup> University of Manchester, Manchester, UK

thomas.mcsweeney@postgrad.manchester.ac.uk

<sup>2</sup> The Numerical Algorithms Group (NAG), Manchester, UK

**Abstract.** Heterogeneous architectures that use *Graphics Processing Units* (GPUs) for general computations, in addition to multicore CPUs, are increasingly common in high-performance computing. However many of the existing methods for scheduling precedence-constrained tasks on such platforms were intended for more diversely heterogeneous clusters, such as the classic *Heterogeneous Earliest Finish Time* (HEFT) heuristic. We propose a new static scheduling heuristic called *Heterogeneous Optimistic Finish Time* (HOFT) which exploits the binary heterogeneity of accelerated platforms. Through extensive experimentation with custom software for simulating task scheduling problems on user-defined CPU-GPU platforms, we show that HOFT can obtain schedules at least 5% shorter than HEFT's for medium-to-large numerical linear algebra application task graphs and around 3% shorter on average for a large collection of randomly-generated graphs.

**Keywords:** High-Performance Computing · GPU computing · Scheduling · Precedence constraints · Directed Acyclic Graphs

## 1 Introduction

Modern *High-Performance Computing* (HPC) machines typically comprise hundreds or even thousands of networked nodes. These nodes are increasingly likely to be *heterogeneous*, hosting one or more powerful accelerators—usually GPUs—in addition to multicore CPUs. For example, Summit, which currently heads the Top500<sup>1</sup> list of the world's fastest supercomputers, comprises over 4000 nodes, each with two 22-core IBM Power9 CPUs and six NVIDIA Tesla V100 GPUs.

Task-based parallel programming is a paradigm that aims to harness this processor heterogeneity. Here a program is described as a collection of *tasks*—logically discrete atomic units of work—with *precedence constraints* that define the order in which they can be executed. This can be expressed in the form of a graph, where each vertex represents a task and edges the precedence constraints

<sup>1</sup> <https://www.top500.org/>.

Supported by the Engineering and Physical Sciences Research Council (EPSRC).

© Springer Nature Switzerland AG 2020

V. V. Krzhizhanovskaya et al. (Eds.): ICCS 2020, LNCS 12137, pp. 3–16, 2020.

[https://doi.org/10.1007/978-3-030-50371-0\\_1](https://doi.org/10.1007/978-3-030-50371-0_1)

between them. We are interested only in the case when such task graphs are *Directed Acyclic Graphs* (DAGs)—directed and without any cycles.

The immediate question is, how do we find the optimal way to assign the tasks to a set of heterogeneous processing resources while still respecting the precedence constraints? In other words, what *schedule* should we follow? This DAG scheduling problem is known to be NP-complete, even for homogeneous processors [17], so typically we must rely on heuristic algorithms that give us reasonably good solutions in a reasonable time.

A fundamental distinction is made between *static* and *dynamic* scheduling. Static schedules are fixed before execution based on the information available at that time, whereas dynamic schedules are determined during runtime. There are generic advantages and disadvantages to both: static scheduling makes greater use of the data so is superior when it is sufficiently accurate, whereas dynamic scheduling uses more recent data. In practice task scheduling is usually handled by a *runtime system*, such as OmpSs [11], PaRSEC [6], or StarPU [4]. Most such systems use previous execution traces to predict task execution and data transfer times at runtime. On a single machine the latter is tricky because of shared buses and the possibility of asynchronous data transfers. Hence at present dynamic scheduling is typically preferred. However static schedules can be surprisingly robust, even when estimates are poor [1]. Furthermore, robustness can be improved using timing distribution information [18]. In addition, superior performance can be achieved in dynamic environments by modifying an existing static schedule, rather than computing a new one from scratch [1].

In this paper we therefore focus on the problem of finding good static schedules for multicore and GPU platforms. To facilitate this investigation, we developed an open-source software simulator which allows users to simulate the static scheduling of arbitrary task DAGs on arbitrary CPU-GPU platforms, without worrying about the time or energy usage constraints imposed by real systems.

The popular HEFT scheduling heuristic comprises two phases: a *task prioritization* phase in which the order tasks are to be scheduled is determined and a *processor selection* phase in which they are actually assigned to the processing resources. In this article we introduce HOFT, which follows the HEFT framework but modifies both phases in order to exploit accelerated architectures in particular, without significantly increasing the complexity of the algorithm. HOFT works by first computing a table of *optimistic* estimates of the earliest possible times all tasks can be completed on both processor types and using this to guide both phases. Simulations with real and randomly-generated DAGs on both single and multiple GPU target platforms suggest that HOFT is always at least competitive with HEFT and frequently superior.

Explicitly, the two main contributions of this paper are:

1. A new static scheduling heuristic that is optimized specifically for accelerated heterogeneous architectures;
2. Open-source simulation software that allows researchers to implement and evaluate their own scheduling algorithms for user-defined CPU-GPU platforms in a fast and reproducible manner.

The remainder of this paper is structured as follows. In Sect. 2 we summarize the relevant existing literature. Then in Sect. 3 we explicitly define the simulation model we use to study the static task scheduling problem. We describe HEFT in detail in Sect. 4, including also benchmarking results with our simulation model and a minor modification to the algorithm that we found performs well. In Sect. 5 we describe our new HOF T heuristic, before detailing the numerical experiments that we undertook to evaluate its performance in Sect. 6. Finally in Sect. 7 we state our conclusions from this investigation and outline future work that we believe may be useful.

## 2 Related Work

Broadly, static scheduling methods can be divided into three categories: *mathematical programming*, *guided-random search* and *heuristics*. The first is based on formulating the scheduling problem as a mathematical program; see, for example, Kumar’s constraint programming formulation in [14]. However solving these is usually so expensive that they are restricted to small task graphs. Guided-random search is a term used for any method that generates a large population of potential schedules and then selects the best among them. Typically these are more general optimization schemes such as genetic algorithms which are refined for the task scheduling problem. As a rule, such methods tend to find very high-quality schedules but take a long time to do so [7].

Heuristics are the most popular approach in practice as they are often competitive with the alternatives and considerably faster. In turn *listing* heuristics are the most popular kind. They follow a two-phase structure: an ordered list of all tasks is first constructed (task prioritization) and they are then scheduled in this order according to some rule (processor selection). HEFT is the most prominent example: all tasks are prioritized according to their *upward rank* and then scheduled on the processor expected to complete their execution at the earliest time; a fuller description is given in Sect. 4. Canon et al. [8] compared twenty different task scheduling heuristics and found that HEFT was almost always among the best in terms of both schedule makespan and robustness.

Many modifications of HEFT have been proposed in the literature, such as HEFT *with lookahead* from Bittencourt, Sakellariou and Madeira [5], which has the same task prioritization phase but schedules all tasks on the resources estimated to minimize the completion time of their *children*. This has the effect of increasing the time complexity of the algorithm so, in an attempt to incorporate a degree of lookahead into the HEFT framework without increasing the cost, Arabnejad and Barbosa proposed *Predict Earliest Finish Time* (PEFT) [3]. The main innovation is that rather than just minimizing the completion time of a task during processor selection, we also try to minimize an *optimistic* estimate of the time it will take to execute the remaining unscheduled tasks in the DAG.

Like the majority of existing methods for static DAG scheduling in heterogeneous computing, HEFT was originally intended for clusters with diverse nodes. At least one extension specifically targeting accelerated architectures has

been proposed before, namely HEFT-NC (*No Cross*) from Shetti, Fahmy and Bretschneider [15], but our new HOFT heuristic differs from this in both the task prioritization and processor selection phases of the algorithm.

### 3 Simulation Model

In this paper we use a simulation model to study the static task scheduling problem for multicore and GPU. This simulator follows the mathematical model described in Sect. 3.1 and therefore facilitates the evaluation of scheduling algorithms for idealized CPU-GPU platforms. The advantage of this approach is that it allows us to compare multiple algorithms and determine how intrinsically well-suited they are for accelerated architectures. Although this model may not capture the full range of real-world behavior, we gathered data from a single heterogeneous node of a local computing cluster to guide its development and retain the most salient features. This node comprises four octacore Intel (Skylake) Xeon Gold 6130 CPUs running at 2.10 GHz with 192 GB RAM and four Nvidia V100-SXM2-16 GB (Volta) GPUs, each with 16 GB GPU global memory, 5120 CUDA Cores and NVLink interconnect. We used *Basic Linear Algebra Subroutine* (BLAS) [10] and *Linear Algebra PACKage* (LAPACK) [2] kernels for benchmarking as they are widely-used in scientific computing applications.

The simulator is implemented in Python and the complete source code is available on Github<sup>2</sup>. All code used to generate results presented in this paper is available in the folder `simulator/scripts` so interested researchers may repeat our experiments for themselves. In addition, users may make modifications to the simulator that they believe will more accurately reflect their own target environment.

#### 3.1 Mathematical Model

The simulator software implements the following mathematical model of the problem. Suppose we have a task DAG  $G$  consisting of  $n$  tasks and  $e$  edges that we wish to execute on a target platform  $H$  comprising  $P$  processing resources of two types,  $P_C$  CPU resources and  $P - P_C = P_G$  GPU resources. In keeping with much of the related literature and based on current programming practices, we consider CPU cores individually but regard entire GPUs as discrete [1]. For example, a node comprising 4 GPUs and 4 octacore CPUs would be viewed as 4 GPU resources and  $4 \times 8 = 32$  CPU resources.

We assume that all tasks  $t_1, \dots, t_n$  are atomic and cannot be divided across multiple resources or aggregated to form larger tasks. Further, all resources can only execute a single task at any one time and can in principle execute all tasks, albeit with different processing times. Given the increasing versatility of modern GPUs and the parallelism of modern CPUs, the latter is a much less restrictive assumption than it once may have been.

<sup>2</sup> [https://github.com/mcsweeney90/heterogeneous\\_optimistic\\_finish\\_time](https://github.com/mcsweeney90/heterogeneous_optimistic_finish_time).

In our experiments, we found that the spread of kernel processing times was usually tight, with the standard deviation often being two orders of magnitude smaller than the mean. Thus we assume that all task execution times on all processing resources of a single type are identical. In particular, this means that each task has only two possible *computation costs*: a CPU execution time  $w_C(t_i)$  and a GPU execution time  $w_G(t_i)$ . When necessary, we denote by  $w_{im}$  the processing time of task  $t_i$  on the specific resource  $p_m$ .

The *communication cost* between task  $t_i$  and its child  $t_j$  is the length of time between when execution of  $t_i$  is complete and execution of  $t_j$  can begin, including all relevant latency and data transfer times. Since this depends on where each task is executed, we view this as a function  $c_{ij}(p_m, p_n)$ . We assume that the communication cost is always zero when  $m = n$  and that there are only four possible communication costs between tasks  $t_i$  and  $t_j$  when this isn't the case:  $c_{ij}(C, C)$ , from a CPU to a different CPU;  $c_{ij}(C, G)$ , from CPU to GPU;  $c_{ij}(G, C)$ , from GPU to CPU; and  $c_{ij}(G, G)$  from GPU to a different GPU.

A *schedule* is a mapping from tasks to processing resources, as well as the precise time at which their execution should begin. Our goal is to find a schedule which minimizes the *makespan* of the task graph, the total execution time of the application it represents. A task with no successors is called an *exit* task. Once all tasks have been scheduled, the makespan is easily computed as the earliest time all exit tasks will be completed. Note that although we assume that all costs represent time, they could be anything else we wish to minimize, such as energy consumption, so long as this is done consistently. We do not however consider the multi-objective optimization problem of trading off two or more different cost types here.

### 3.2 Testing Environments

In the numerical experiments described later in this article, we consider two simulated target platforms: *Single GPU*, comprising 1 GPU and 1 octacore CPU, and *Multiple GPU*, comprising 4 GPUs and 4 octacore CPUs. The latter represents the node we used to guide the development of our simulator and the former is considered in order to study how the number of GPUs affects performance. We follow the convention that a CPU core is dedicated to managing each of the GPUs [4], so these two platforms are actually assumed to comprise 7 CPU and 1 GPU resources, and 28 CPU and 4 GPU resources, respectively. Based on our exploratory experiments, we make two further assumptions. First, since communication costs between CPU resources were negligible relative to all other combinations, we assume they are zero—i.e.,  $c_{ij}(C, C) = 0, \forall i, j$ . Second, because CPU-GPU communication costs were very similar to the corresponding GPU-CPU and GPU-GPU costs, we take them to be identical—i.e.,  $c_{ij}(C, G) = c_{ij}(G, C) = c_{ij}(G, G), \forall i, j$ . These assumptions will obviously not be representative of all possible architectures but the simulator software allows users to repeat our experiments for more accurate representations of their own target platforms if they wish.

We consider the scheduling of two different sets of DAGs. The first consists of ten DAGs comprising between 35 and 22,100 tasks which correspond to the *Cholesky factorization* of  $N \times N$  tiled matrices, where  $N = 5, 10, 15, \dots, 50$ . In particular, the DAGs are based on a common implementation of Cholesky factorization for tiled matrices which uses GEMM (matrix multiplication), SYRK (symmetric rank- $k$  update) and TRSM (triangular solve) BLAS kernels, as well as the POTRF (Cholesky factorization) LAPACK routine [10]. All task CPU/GPU processing times are means of 1000 real timings of that task kernel. Likewise, communication costs are sample means of real communication timings between the relevant task and resource types. All numerical experiments were performed for tile sizes 128 and 1024; which was used will always be specified where results are presented. Those sizes were chosen as they roughly mark the upper and lower limits of tile sizes typically used for CPU-GPU platforms.

The standard way to quantify the relative amount of communication and computation represented by a task graph is the *Computation-to-Communication Ratio* (CCR), the mean computation cost of the DAG divided by the mean communication cost. For the Cholesky DAGs, the CCR was about 1 for tile size 128 and about 18 for tile size 1024, with minor variation depending on the total number of tasks in the DAG.

We constructed a set of randomly-generated DAGs with a wide range of CCRs, based on the topologies of the 180 DAGs with 1002 tasks from the *Standard Task Graph* (STG) set [16]. Following the approach in [9], we selected GPU execution times for all tasks uniformly at random from  $[1, 100]$  and computed the corresponding CPU times by multiplying by a random variable from a Gamma distribution. To consider a variety of potential applications, for each DAG we made two copies: *low acceleration*, for which the mean and standard deviation of the Gamma distribution was defined to be 5, and *high acceleration*, for which both were taken to be 50 instead. These values roughly correspond to what we observed in our benchmarking of BLAS and LAPACK kernels with tile sizes 128 and 1024, respectively. Finally, for both parameter regimes, we made three copies of each DAG and randomly generated communication costs such that the CCR fell into each of the intervals  $[0, 10]$ ,  $[10, 20]$  and  $[20, 50]$ . Thus in total the random DAG set contains  $180 \times 2 \times 3 = 1080$  DAGs.

## 4 HEFT

Recall that as a listing scheduler HEFT comprises two phases, an initial *task prioritization* phase in which the order all tasks are to be scheduled is determined and a *processor selection* phase in which the processing resource each task is to be scheduled on is decided. Here we describe both in order to give a complete description of the HEFT algorithm.

The *critical path* of a DAG is the longest path through it, and is important because it gives a lower bound on the optimal schedule makespan for that DAG. Heuristics for homogeneous platforms often use the *upward rank*, the length of the critical path from that task to an exit task, including the task itself

[17], to determine priorities. Computing the critical path is not straightforward for heterogeneous platforms so HEFT extends the idea by using *mean* values instead. Intuitively, the task prioritization phase of HEFT can be viewed as an approximate dynamic program applied to a simplified version of the task DAG that uses mean values to set all weights.

More formally, we first define the *mean execution cost* of all tasks  $t_i$  through

$$\overline{w}_i := \sum_{m=1}^P \frac{w_{im}}{P} = \frac{w_C(t_i)P_C + w_G(t_i)P_G}{P}, \quad (1)$$

where the second expression is how  $\overline{w}_i$  would be computed under the assumptions of our model. Likewise, the *mean communication cost*  $\overline{c}_{ij}$  between  $t_i$  and  $t_j$  is the average of all such costs over all possible combinations of resources,

$$\overline{c}_{ij} = \frac{1}{P^2} \sum_{m,n} c_{ij}(p_m, p_n) = \frac{1}{P^2} \sum_{k,\ell \in \{C,G\}} A_{k\ell} c_{ij}(k, \ell), \quad (2)$$

where  $A_{CC} = P_C(P_C - 1)$ ,  $A_{CG} = P_C P_G = A_{GC}$ , and  $A_{GG} = P_G(P_G - 1)$ . For all tasks  $t_i$  in the DAG, we define their upward ranks  $rank_u(t_i)$  recursively, starting from the exit task(s), by

$$rank_u(t_i) = \overline{w}_i + \max_{t_j \in Ch(t_i)} (\overline{c}_{ij} + rank_u(t_j)), \quad (3)$$

where  $Ch(t_i)$  is the set of  $t_i$ 's immediate successors in the DAG. The task prioritization phase then concludes by listing all tasks in decreasing order of upward rank, with ties broken arbitrarily.

The processor selection phase of HEFT is now straightforward: we move down the list and assign each task to the resource expected to complete its execution at the earliest time. Let  $R_{m_i}$  be the earliest time at which the processing resource  $p_m$  is actually free to execute task  $t_i$ ,  $Pa(t_i)$  be the set of  $t_i$ 's immediate predecessors in the DAG, and  $AFT(t_k)$  be the time when execution of a task  $t_k$  is actually completed (which in the static case is known precisely once it has been scheduled). Then the *earliest start time* of task  $t_i$  on processing resource  $p_m$  is computed through

$$EST(t_i, p_m) = \max \left\{ R_{m_i}, \max_{t_k \in Pa(t_i)} (AFT(t_k) + c_{ki}(p_k, p_m)) \right\} \quad (4)$$

and the *earliest finish time*  $EFT(t_i, p_m)$  of task  $t_i$  on  $p_m$  is given by

$$EFT(t_i, p_m) = w_{im} + EST(t_i, p_m). \quad (5)$$

HEFT follows an *insertion-based* policy that allows tasks to be inserted between two that are already scheduled, assuming precedence constraints are still respected, so  $R_{m_i}$  may not simply be the latest finish time of all tasks on  $p_m$ . A complete description of HEFT is given in Algorithm 1. HEFT has a time complexity of  $O(P \cdot e)$ . For dense DAGs, the number of edges is proportional to  $n^2$ , where  $n$  is the number of tasks, so the complexity is effectively  $O(n^2 P)$  [17].

---

**Algorithm 1: HEFT.**

---

```

1 Set the computation cost of all tasks using (1)
2 Set the communication cost of all edges using (2)
3 Compute  $rank_u$  for all tasks according to (3)
4 Sort the tasks into a priority list by non-increasing order of  $rank_u$ 
5 for  $task$  in  $list$  do
6   for each resource  $p_k$  do
7     | Compute  $EFT(t_i, p_k)$  using (4) and (5)
8   end
9    $p_m := \arg \min_k (EFT(t_i, p_k))$ 
10  | Schedule  $t_i$  on the resource  $p_m$ 
11 end

```

---


## 4.1 Benchmarking

Using our simulation model, we investigated the quality of the schedules computed by HEFT for the Cholesky and randomly-generated DAG sets on both the single and multiple GPU target platforms described in Sect. 3. The metric used for evaluation was the *speedup*, the ratio of the *minimal serial time* (MST)—the minimum execution time of the DAG on any single resource—to the makespan. Intuitively, speedup tells us how well the schedule exploits the parallelism of the target platform.

Figure 1a shows the speedup of HEFT for the Cholesky DAGs with tile size 128. The most interesting takeaway is the difference between the two platforms. With multiple GPUs the speedup increased uniformly with the number of tasks until a small decline for the very largest DAG, but for a single GPU the speedup stagnated much more quickly. This was due to the GPU being continuously busy and adding little additional value once the DAGs became sufficiently large and more GPUs therefore postponing this effect. Results were broadly similar for Cholesky DAGs with tile size 1024, with the exception that the speedup values were uniformly smaller, reaching a maximum of just over four for the multiple GPU platform. This was because the GPUs were so much faster for the larger tile size that HEFT made little use of the CPUs and so speedup was almost entirely determined by the number of GPUs available.

Figure 1b shows the speedups for all 540 high acceleration randomly-generated DAGs, ordered by their CCRs; results were broadly similar for the low acceleration DAGs. The speedups for the single GPU platform are much smaller with a narrower spread compared to the other platform, as for the Cholesky DAGs. More surprising is that HEFT sometimes returned a schedule with speedup less than one for DAGs with small CCR values, which we call a *failure* since this is obviously unwanted behavior. These failures were due to the greediness of the HEFT processor selection phase, which always schedules a task on the processing resource that minimizes its earliest finish time without considering the communication costs that may later be incurred by doing so.





**Fig. 1.** Speedup of HEFT for Cholesky (tile size 128) and random (high acceleration) DAG sets.

The effect is more pronounced when the CCR is low because the unforeseen communication costs are proportionally larger.

## 4.2 HEFT-WM

The implicit assumption underlying the use of mean values when computing task priorities in HEFT is that the probability of a task being scheduled on a processing resource is identical for all resources. But this is obviously not the case: if a task’s GPU execution time is ten times smaller than its CPU execution time then it is considerably more likely to be scheduled on a GPU, even if not precisely ten times so. This suggests that we should weight the mean values according to each task’s *acceleration ratio*  $r_i$ , the CPU time divided by the GPU time. In particular, for each task  $t_i$  we estimate its computation cost to be

$$\overline{w}_i = \frac{w_C(t_i)P_C + r_i w_G(t_i)P_G}{P_C + r_i P_G}, \quad (6)$$

and for each edge (say, between tasks  $t_i$  and  $t_j$ ) the estimated communication cost is

$$\overline{c}_{ij} = \frac{A_{CC} \cdot c_{ij}(C, C) + A_{CG}(r_i c_{ij}(G, C) + r_j c_{ij}(C, G)) + r_i r_j A_{GG} \cdot c_{ij}(G, G)}{(r_i P_G + P_C) \cdot (r_j P_G + P_C)}. \quad (7)$$

We call the modified heuristic which follows Algorithm 1 but uses (6) instead of (1) and (7) instead of (2) HEFT-WM (for *Weighted Mean*). We were unable to find any explicit references to this modification in the literature but given its simplicity we do not think it is a novel idea and suspect it has surely been used before in practice.

## 5 HOFT

If we disregard all resource contention, then we can easily compute the earliest possible time that all tasks can be completed assuming that they are scheduled on either a CPU or GPU resource, which we call the *Optimistic Finish Time* (OFT). More specifically, for  $p, p' \in \{C, G\}$ , we move forward through the DAG and build a table of OFT values by setting  $OFT(t_i, p) = w_p(t_i)$ , if  $t_i$  is an entry task, and recursively computing

$$OFT(t_i, p) = w_p(t_i) + \max_{t_j \in Pa(t_i)} \left\{ \min_{p'} \{OFT(t_j, p') + \delta_{pp'} c_{ij}(p, p')\} \right\}, \quad (8)$$

for all other tasks, where  $\delta_{pp'} = 1$  if  $p = p'$  and 0 otherwise. We use the OFT table as the basis for the task prioritization and processor selection phases of a new HEFT-like heuristic optimized for CPU-GPU platforms that we call *Heterogeneous Optimistic Finish Time* (HOFT). Note that computing the OFT table does not increase the order of HEFT's time complexity.

Among several possible ways of using the OFT to compute a complete task prioritization, we found the most effective to be the following. First, define the weights of all tasks to be the ratio of the maximum and minimum OFT values,

$$\overline{w_i} = \frac{\max\{OFT(t_i, C), OFT(t_i, G)\}}{\min\{OFT(t_i, C), OFT(t_i, G)\}}. \quad (9)$$

Now assume that all edge weights are zero,  $\overline{c_{ij}} \equiv 0, \forall i, j$ , and compute the upward rank of all tasks with these values. Upward ranking is used to ensure that all precedence constraints are met. Intuitively, tasks with a strong preference for one resource type—as suggested by a high ratio—should be scheduled first.

We also propose a new processor selection phase which proceeds as follows. Working down the priority list, each task  $t_i$  is scheduled on the processing resource  $p_m$  with the smallest EFT as in HEFT except when  $p_m$  is not also the fastest resource type for that task. In such cases, let  $p_f$  be the resource of the fastest type with the minimal EFT and compute

$$s_m := EFT(t_i, p_f) - EFT(t_i, p_m), \quad (10)$$

the saving that we expect to make by scheduling  $t_i$  on  $p_m$  rather than  $p_f$ . Suppose that  $p_m$  is of type  $T_m \in \{C, G\}$ . By assuming that each child task  $t_j$  of  $t_i$  is scheduled on the type of resource  $T_j$  which minimizes its OFT and disregarding the potential need to wait for other parent tasks to complete, we estimate  $E(Ch(t_i)|p_m)$ , the earliest finish time of all child tasks, given that  $t_i$  is scheduled on  $p_m$ , through

$$E(Ch(t_i)|p_m) := \max_{t_j \in Ch(t_i)} \left( EFT(t_i, p_m) + c_{ij}(T_m, T_j) + w_{T_j}(t_j) \right). \quad (11)$$

Likewise for  $p_f$  we compute  $E(Ch(t_i)|p_f)$  and if

$$s_m > E(Ch(t_i)|p_m) - E(Ch(t_i)|p_f) \quad (12)$$

we schedule task  $t_i$  on  $p_m$ ; otherwise, we schedule it on  $p_f$ . Intuitively, the processor selection always chooses the resource with the smallest EFT unless by doing so we expect to increase the earliest possible time at which all child tasks can be completed.

---

**Algorithm 2:** HOFT.
 

---

```

1  Compute the OFT table for all tasks using (8)
2  Set the computation cost of all tasks using (9)
3  Set the communication cost of all edges to be zero
4  Compute  $rank_u$  for all tasks according to (3)
5  Sort the tasks into a priority list by non-increasing order of  $rank_u$ 
6  for task in list do
7    for each resource  $p_k$  do
8      | Compute  $EFT(t_i, p_k)$  using (4) and (5)
9    end
10    $p_m := \arg \min_k (EFT(t_i, p_k))$ 
11   if  $w_{im} \neq \min(w_C(t_i), w_G(t_i))$  then
12     |  $p_f := \arg \min_k (EFT(t_i, p_k) | w_{ik} = \min(w_C(t_i), w_G(t_i)))$ 
13     | Compute  $s_m$  using (10)
14     | Compute  $E(Ch(t_i)|p_m)$  and  $E(Ch(t_i)|p_f)$  using (11)
15     | if (12) holds then
16       | Schedule  $t_i$  on  $p_m$ 
17     else
18       | Schedule  $t_i$  on  $p_f$ 
19     end
20   end
21 end


```

---

## 6 Simulation Results

Figure 2 shows the reduction in schedule makespan, as a percentage of the HEFT schedule, achieved by HOFT and HEFT-WM for the set of Cholesky DAGs, on both the single and multiple GPU target platforms. The overall trend for the multiple GPU platform is that HOFT improves relative to both HEFT variants as the number of tasks in the DAG grows larger; it is always better than standard HEFT for tile size 1024. For the single GPU platform, HOFT was almost always the best, except for the smallest DAGs and the largest DAG with tile size 128 (for which all three heuristics were almost identical). Interestingly, we found that the processor selection phase of HOFT never actually differed from HEFT’s for these DAGs and so the task prioritization phase alone was key.

HOFT achieved smaller makespans than HEFT on average for the set of randomly-generated DAGs, especially for those with high acceleration, but was slightly inferior to HEFT-WM, as can be seen from Table 1. However also



**Fig. 2.** HEFT-WM and HOFT compared to HEFT for Cholesky DAGs.

included in the table is HOFT-WM, the heuristic obtained by using the HEFT-WM task prioritization with the HOFT processor selection. HOFT-WM was identical to HEFT-WM for the Cholesky DAGs but improved on both heuristics for the randomly-generated DAG set, suggesting that the HOFT processor selection phase is generally more effective than HEFT’s, no matter which task ranking is used. The alternative processor selection also reduced the failure rate for DAGs with very low CCR by about half on the single GPU platform, although it made little difference on the multiple GPU platform.

**Table 1.** Makespan reduction vs. HEFT. Shown are both the average percentage reduction (*APR*) and the percentage of (540) DAGs for which each heuristic improved on the HEFT schedule (*Better*).

Heuristic	Single GPU				Multiple GPU			
	Low acc.		High acc.		Low acc.		High acc.	
	<i>APR</i>	<i>Better</i>	<i>APR</i>	<i>Better</i>	<i>APR</i>	<i>Better</i>	<i>APR</i>	<i>Better</i>
HEFT-WM	0.8	74.8	2.3	69.6	1.6	84.8	2.4	79.8
HOFT	-0.2	50.3	3.8	83.1	1.4	69.2	2.3	76.5
HOFT-WM	0.8	70.9	4.6	76.9	1.4	78.1	3.7	81.1

## 7 Conclusions

Overall our simulations suggest that HOFT is often superior to—and always competitive with—both standard HEFT and HEFT-WM for multicore and GPU platforms, especially when task acceleration ratios are high. The processor selection phase in particular appears to be more effective, at least on average, for any task prioritization. It should also be noted that HEFT-WM was almost always

superior to the standard algorithm in our simulations, suggesting that it should perhaps be the default in accelerated environments.

Although the number of failures HOFT recorded for DAGs with low CCRs was slightly smaller than for HEFT, the failure probability was still unacceptably high. Using the lookahead processor selection from [5] instead reduced the probability of failure further but it was still nonzero and the additional computational cost was considerable. We investigated cheaper *sampling-based* selection phases that consider only a small sample of the child tasks, selected either at random or based on priorities. These did reduce the failure probability in some cases but the improvement was usually minor. Alternatives to lookahead that we intend to consider in future are the duplication [13] or aggregation of tasks.

Static schedules for multicore and GPU are most useful in practice as a foundation for superior dynamic schedules [1], or when their robustness is reinforced using statistical analysis [18]. This paper was concerned with computing the initial static schedules; the natural next step is to consider their extension to real—i.e., dynamic—environments. This is often called *stochastic* scheduling, since the costs are usually modeled as random variables from some—possibly unknown—distribution. The goal is typically to find methods that bound variation in the schedule makespan, which is notoriously difficult [12]. Experimentation with existing stochastic scheduling heuristics, such as *Monte Carlo Scheduling* [18], suggested to us that the main issue with adapting such methods for multicore and GPU is their cost, which can be much greater than computing the static schedule itself. Hence in future work we intend to investigate cheaper ways to make effective use of static schedules for real platforms.

## References

1. Agullo, E., Beaumont, O., Eyraud-Dubois, L., Kumar, S.: Are static schedules so bad? A case study on Cholesky factorization. In: 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 1021–1030, May 2016. <https://doi.org/10.1109/IPDPS.2016.90>
2. Anderson, E., et al.: LAPACK Users' Guide, 3rd edn. Society for Industrial and Applied Mathematics, Philadelphia (1999)
3. Arabnejad, H., Barbosa, J.G.: List scheduling algorithm for heterogeneous systems by an optimistic cost table. IEEE Trans. Parallel Distrib. Syst. **25**(3), 682–694 (2014). <https://doi.org/10.1109/TPDS.2013.57>
4. Augonnet, C., Thibault, S., Namyst, R., Wacrenier, P.A.: StarPU: a unified platform for task scheduling on heterogeneous multicore architectures. Concurr. Comput. Pract. Exp. **23**(2), 187–198 (2011). <https://doi.org/10.1002/cpe.1631>
5. Bittencourt, L.F., Sakellariou, R., Madeira, E.R.M.: DAG scheduling using a lookahead variant of the Heterogeneous Earliest Finish Time algorithm. In: 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, pp. 27–34, February 2010. <https://doi.org/10.1109/PDP.2010.56>
6. Bosilca, G., Bouteiller, A., Danalis, A., Faverge, M., Hérault, T., Dongarra, J.J.: PaRSEC: exploiting heterogeneity to enhance scalability. Comput. Sci. Eng. **15**(6), 36–45 (2013). <https://doi.org/10.1109/MCSE.2013.98>

7. Braun, T.D., et al.: A comparison of eleven static heuristics for mapping a class of independent tasks onto heterogeneous distributed computing systems. *J. Parallel Distrib. Comput.* **61**(6), 810–837 (2001). <https://doi.org/10.1006/jpdc.2000.1714>
8. Canon, L.C., Jeannot, E., Sakellariou, R., Zheng, W.: Comparative evaluation of the robustness of DAG scheduling heuristics. In: Gorlatch, S., Fragopoulou, P., Priol, T. (eds.) *Grid Computing*, pp. 73–84. Springer, Cham (2008). [https://doi.org/10.1007/978-0-387-09457-1\\_7](https://doi.org/10.1007/978-0-387-09457-1_7)
9. Canon, L.-C., Marchal, L., Simon, B., Vivien, F.: Online scheduling of task graphs on hybrid platforms. In: Aldinucci, M., Padovani, L., Torquati, M. (eds.) *Euro-Par 2018*. LNCS, vol. 11014, pp. 192–204. Springer, Cham (2018). [https://doi.org/10.1007/978-3-319-96983-1\\_14](https://doi.org/10.1007/978-3-319-96983-1_14)
10. Dongarra, J.J., Du Croz, J., Hammarling, S., Duff, I.S.: A set of level 3 basic linear algebra subprograms. *ACM Trans. Math. Softw.* **16**(1), 1–17 (1990). <https://doi.org/10.1145/77626.79170>
11. Duran, A., et al.: OmpSs: a proposal for programming heterogeneous multi-core architectures. *Parallel Process. Lett.* **21**(02), 173–193 (2011). <https://doi.org/10.1142/S0129626411000151>
12. Hagstrom, J.N.: Computational complexity of PERT problems. *Networks* **18**(2), 139–147. <https://doi.org/10.1002/net.3230180206>
13. Ahmad, I., Kwok, Y.-K.: On exploiting task duplication in parallel program scheduling. *IEEE Trans. Parallel Distrib. Syst.* **9**(9), 872–892 (1998). <https://doi.org/10.1109/71.722221>
14. Kumar, S.: Scheduling of dense linear algebra kernels on heterogeneous resources. Ph.D. thesis, University of Bordeaux, April 2017. [https://tel.archives-ouvertes.fr/tel-01538516/file/KUMAR\\_SURAL\\_2017.pdf](https://tel.archives-ouvertes.fr/tel-01538516/file/KUMAR_SURAL_2017.pdf)
15. Shetti, K.R., Fahmy, S.A., Bretschneider, T.: Optimization of the HEFT algorithm for a CPU-GPU environment. In: *PDCAT*, pp. 212–218 (2013). <https://doi.org/10.1109/PDCAT.2013.40>
16. Tobita, T., Kasahara, H.: A standard task graph set for fair evaluation of multi-processor scheduling algorithms. *J. Scheduling* **5**(5), 379–394. <https://doi.org/10.1002/jos.116>
17. Topcuoglu, H., Hariri, S., Wu, M.Y.: Performance-effective and low-complexity task scheduling for heterogeneous computing. *IEEE Trans. Parallel Distrib. Syst.* **13**(3), 260–274 (2002). <https://doi.org/10.1109/71.993206>
18. Zheng, W., Sakellariou, R.: Stochastic DAG scheduling using a Monte Carlo approach. *J. Parallel Distrib. Comput.* **73**(12), 1673–1689 (2013). <https://doi.org/10.1016/j.jpdc.2013.07.019>