



Article

A Scalable and Low Stress Post-CMOS Processing Technique for Implantable Microsensors

Ah-Hyoung Lee ^{1,2}, Jihun Lee ² , Farah Laiwalla ², Vincent Leung ³, Jiannan Huang ⁴ ,
Arto Nurmikko ^{2,*} and Yoon-Kyu Song ^{1,*}

¹ Graduate School of Convergence Science and Technology, Seoul National University, Seoul 08826, Korea; ahhyoung@snu.ac.kr

² School of Engineering, Brown University, Providence, RI 02912, USA; jihun_lee@brown.edu (J.L.); Farah_Laiwalla@brown.edu (F.L.)

³ Department of Electrical and Computer Engineering, Baylor University, Waco, TX 76706, USA; vincent_leung@baylor.edu

⁴ Department of Electrical Engineering, University of California, San Diego, CA 92161, USA; jih324@eng.ucsd.edu

* Correspondence: arto_nurmikko@brown.edu (A.N.); songyk@snu.ac.kr (Y.-K.S.)

Received: 28 August 2020; Accepted: 2 October 2020; Published: 5 October 2020



Abstract: Implantable active electronic microchips are being developed as multinode in-body sensors and actuators. There is a need to develop high throughput microfabrication techniques applicable to complementary metal–oxide–semiconductor (CMOS)-based silicon electronics in order to process bare dies from a foundry to physiologically compatible implant ensembles. Post-processing of a miniature CMOS chip by usual methods is challenging as the typically sub-mm size small dies are hard to handle and not readily compatible with the standard microfabrication, e.g., photolithography. Here, we present a soft material-based, low chemical and mechanical stress, scalable microchip post-CMOS processing method that enables photolithography and electron-beam deposition on hundreds of micrometers scale dies. The technique builds on the use of a polydimethylsiloxane (PDMS) carrier substrate, in which the CMOS chips were embedded and precisely aligned, thereby enabling batch post-processing without complication from additional micromachining or chip treatments. We have demonstrated our technique with 650 $\mu\text{m} \times 650 \mu\text{m}$ and 280 $\mu\text{m} \times 280 \mu\text{m}$ chips, designed for electrophysiological neural recording and microstimulation implants by monolithic integration of patterned gold and PEDOT:PSS electrodes on the chips and assessed their electrical properties. The functionality of the post-processed chips was verified in saline, and ex vivo experiments using wireless power and data link, to demonstrate the recording and stimulation performance of the microscale electrode interfaces.

Keywords: complementary metal–oxide–semiconductor (CMOS) post-processing; polydimethylsiloxane (PDMS)-assisted planarization; on-chip electrode; scalable chip integration technique; BMI (brain–machine interfaces); wireless; biomedical implants

1. Introduction

With sustained innovation over decades, the opportunities offered by complementary metal–oxide–semiconductor (CMOS) microelectronics have transformed the electronics of active biomedical implants, taking advantage of the low power consumption, low-cost scalability, and a variety of electronic functions (digital/analog signal processing, data memory, storage, etc.), including systems-on-chip. Examples range from MEMS (microelectromechanical) integrated systems [1,2] to microfluidic devices [3–6], and bio/chemical sensors [7–11]. Among those applications, the

development of wireless microscale neural implants using CMOS has been explored as one approach for next-generation brain–machine interfaces (BMI) by several groups [12–18]. Here, each untethered implantable microdevice is its own system-on-chip, shrinking conventional neural electronics to sub-mm scale, typically combining analog and digital circuits with radiofrequency (RF) or equivalent wireless telemetry functions.

Once a bare silicon die arrives from a semiconductor fab, a process challenge must be met to enable subsequent post-CMOS processing and packaging steps to complete the functional implant. These might include building biocompatible microelectrodes on contact pads, applying coatings for hermetic sealing, and so on, which typically requires microfabrication processes such as lithography, metallization, etching, and bonding on the CMOS die. In a CMOS process, aluminum that is often used as a top metal is oxidized over time, which can disrupt the electrical interface with biological tissue, as one example [8,9]. For this problem, stable and biocompatible alternative materials such as gold (Au), platinum–iridium alloy, and poly(3,4-ethylenedioxythiophene) polystyrene sulfonate (PEDOT:PSS) are attractive to provide long-term reliability of the electrode–tissue interface and electrode–electrolyte impedance optimization [19–24]. One post-CMOS strategy has made use of the sacrificial carrier substrate accompanying the bare die that holds the individual microdevices, using deep-etched silicon, silicon oxide substrate [25–27], or rigid polymer [5,6,28–30]. However, in the case of using the silicon-based carrier substrate, the size variance of chips, generated during a dicing process, can result in discontinuity on the surface of chip-to-carrier assembly. Furthermore, the rigid polymers used in previous studies, such as SU-8 photoresist or epoxy resin chosen for their high chemical resistance, often do not provide a simple way to retrieve the chips after post-processing. In particular, as one moves in the future towards ever smaller chips such as the 22-nm transistor node and below [31,32], the smaller die or contact pad size is likely to affect the process yield as finished chips are fragile and difficult to handle, especially when the silicon chip is thinned to around 30 μm , making any post-CMOS process extremely challenging.

To overcome such hurdles, and described in detail below, we have developed a novel chip processing technique using a polydimethylsiloxane (PDMS)-chip assembly approach, and applied this as a post-CMOS process-flow on ensembles of diced and thinned semiconductor chips. The use of PDMS of appropriate compliance allows embedding of bare CMOS chips into the soft polymer in the form of a 2D grid and in a well-aligned planar geometry without complicated micromachining to fabricate the sacrificial carrier and additional processes for leveling and filling. By forming this planar geometry, our process allows the application of the common microfabrication technique on sub-mm chips in a reversible manner, allowing chip retrieval, which has not been demonstrated previously to our knowledge. In addition, the entire fabrication is designed as a dry assembly process that does not involve harsh chemicals, mechanical stress, and high temperatures to prevent the damage on the CMOS device. Using this type of PDMS-assisted planarization method, we could firstly print pairs of Au and PEDOT:PSS microelectrodes with several different sizes and shapes directly on the contact pads of the ultra-miniature chips (280 μm and 650 μm in area, and 30 μm in thickness) through photolithography and electron beam deposition under high-resolution control. As another key step in the post-process flow, we applied laser ablation to write individual wireless addresses on ensembles of chips for their wireless network telecommunication. Finally, we have conducted benchtop tests in saline and an *ex vivo* experiment to verify the recording and stimulation performance of the fully processed inductively powered microdevices.

2. Materials and Methods

2.1. Planarized 2D Chip Array

For the alignment of multiple chips as an array, an important first step to enable further device processing, markers were created on a glass slide by photolithography. The glass substrate was cleaned with acetone, IPA, and DI water and dried with nitrogen immediately. An adhesion promoter

(hexamethyldisilazane, HMDS) was first spin-coated on the glass at 2500 rpm for 15 s, a thin photoresist layer (AZnLOF2035, MicroChemicals GmbH, Ulm, Germany) was spun at 3000 rpm for 60 s, then was soft baked on a hotplate at 100 °C for 90 s, and exposed to 80 mJ/cm² UV light at 375 nm. After post-baking (same condition as the soft-bake), the photoresist was developed in AZ MIF-300 for 10 s. The predesigned photomask patterns, including a set of L-shaped alignment marks at the four corners of each chip and pads that we have implemented on the chips, were precisely transferred on the glass to create an alignment template to define the target location map for chips to come. Then, a homogenous mixture of PDMS and a curing agent (Sylgard 184, Dow Corning, Midland, MI, USA), at a ratio of 10:1, was directly spin-coated on the glass substrate with photoresist markers at 3000 rpm for 60 s and cured for 7 min at 90 °C. The thin sacrificial PDMS layer served to protect photoresist markers from damage and provided an adhesive surface for the chips.

Subsequently, the PDMS-coated glass carrier was mounted upside down on a micromanipulator under an optical microscope, facing a given CMOS chip mounted loosely on a bottom stage. While microcontrolling the position of the optically transparent marker in the xy-plane, the glass carrier was lowered to the point of a gentle touch to pick up the CMOS chip with the active circuits in contact with the adhesive PDMS surface. On average, 3–4 chips can be aligned within 1 min. By repeating this step, multiple chips could be aligned precisely as a 2D array. Following the pick-and-place procedure, the glass substrate with an ensemble of precisely positioned chips was detached from the manipulator and annealed at 130 °C on the hot plate for 1 h to prevent adhesion of a second PDMS layer which was deposited next for the purpose of planarizing the chip array. Here, the PDMS mixture was poured judiciously over the glass/PDMS/chip construct to a thickness required for the backside of the chips becoming visibly submerged. The preparation was then cured overnight at 80 °C (> 8 h). In general, this step can be adjusted to match the die thickness of a given set of CMOS chips. After curing, the PDMS-chip-PDMS assembly was detached from the glass and attached to a silicon wafer substrate with the active chip surface facing upward, using double-sided Kapton tape. Finally, the thin sacrificial PDMS layer was gently peeled off from the second PDMS layer, in which the chips now remained embedded as a planarized 2D array. Note that the multistep process eliminated the use of harsh chemicals, excessive mechanical force/pressure, or heat/stress to ensure that the functional CMOS circuits were not damaged. As an added benefit, the PDMS-chip assembly could be disassembled if needed, without leaving any polymer residue on the CMOS active chip surface after the full cycle of post-processing steps was completed. Figure 1 graphically elaborates the PDMS-based fabrication procedures for 2D-planarized chip array.

2.2. Fabrication of On-Chip Microelectrodes with Au and PEDOT:PSS

As the first application example, we describe the post-process fabrication of microelectrodes on a sub-mm sized CMOS die. The on-board circuits were designed for electrophysiological sensing or actuation by wirelessly networked ensembles of implantable microdevices, based on Taiwan semiconductor manufacturing company (TSMC) 65 nm RF low power (LP) and MagnaChip/SK Hynix 180 nm CMOS processes, respectively. Depending on their function, individual chips of either 650 µm × 650 µm or 280 µm × 280 µm area were diced and some of the dies were then mechanically ground to have a resultant ~30 µm thickness by the company (DISCO Hi-TEC, Europe). Each chip was configured for two or three 65 × 65 µm²-sized aluminum (Al) pads, commonly available in the CMOS process, to provide direct electrical access to adjacent biological tissue. The impedance and longevity of implanted electrodes in the tissue call for careful consideration of the electrode material. In this work, we employed combinations of Au and PEDOT:PSS thin films as planar microelectrodes, coated on the Al-pads of the CMOS die to complete the contact structure. Unless otherwise specified, all contacts were approximately (70 µm)² in area. For photolithography, we used both a mask aligner (Karl Suss MJB3, Karl Suss America, Waterbury, VT, USA) and a maskless aligner (MLA150, Heidelberg Instruments, Heidelberg, Germany).




Figure 1. The polydimethylsiloxane (PDMS)-based fabrication procedures for 2D-planarized chip arrays for post-processing: (1) A patterned array of photoresist aligning marks is created on a glass substrate. (2) The glass substrate is spin-coated with the first 65 μm -thick PDMS layer. (3) After baking, the glass substrate is mounted on a manipulator with the adhesive PDMS layer facing down. (4) The chips are aligned and picked up by the sticky PDMS surface, guided by the markers. (5) The glass substrate with the chips is detached from the manipulator and annealed. (6) With the glass substrate facing down, the second layer of planarizing PDMS is poured over the chips and cured overnight. (7) After detaching the glass substrate, the spin-coated PDMS layer is carefully peeled away. (8) The complementary metal–oxide–semiconductor (CMOS) chip array with active circuits exposed and flushed with PDMS carrier is ready for post-process fabrication.

The PDMS-planarized chips (Section 2.1) were first plasma-treated in a Fischione model 1070 plasma cleaning system in a 30 sccm of 25% O_2 and 75% N_2 gas mixture for 2 min. With the resulting hydrophilic surface modification on the PDMS, this process improves the bonding and printability of the subsequent photoresist and helps one to achieve an even coating over the surface of PDMS-chip assembly. Immediately after plasma treatment, AZnLOF2035 photoresist was first spin-coated on the PDMS-chip surface at 3000 rpm for 60 s and soft-baked in the 92–94 $^\circ\text{C}$ oven for 30 min, then exposed with a wavelength of 365 nm at an irradiance intensity of 75 mJ/cm^2 . After baking, patterns defining the desired electrode openings were developed in AZ MIF-300 solution. An electron beam evaporator (Lesker Lab-18, Kurt J. Lesker Company, Jefferson Hills, PA, USA) was used for the deposition of Ti/Au (50/200 nm) thin films followed by the lift-off process using AZ 400T stripper on the 80 $^\circ\text{C}$ hot plate for 5 min. As for adding the conductive polymer thin film coating, 20 mL aqueous dispersion of PEDOT:PSS (Clevios PH1000, Heraeus Epurio Clevios, Hanau, Germany) was mixed with 5 mL ethylene glycol, 50 μL dodecylbenzene sulfonic acid (DBSA), and 1 wt% of (3-Glycidyoxypropyl) trimethoxysilane (GOPS). Adding ethylene glycol enhances the conductivity of PEDOT:PSS, while DBSA helps to increase its coating properties by adjusting the surface tension. In addition, GOPS enhances the stability of PEDOT:PSS films in aqueous environments as a cross-linker [24]. Before applying PEDOT:PSS film on the Au/Al contact pads, AZ photoresist was spin-coated and exposed to UV aligning the PEDOT:PSS electrode sites in co-registry with the CMOS chip contact pads. The mixture of PEDOT:PSS was then evenly spin-coated onto the 3.5 μm -thick AZ-photoresist-patterned chips at 3000 rpm for 60 s and soft-baked in the 130 $^\circ\text{C}$ oven for 20 min. The AZ photoresist was lifted off in all regions except PEDOT:PSS electrode sites using acetone under sonication for 1 min. Note that since PEDOT:PSS films are susceptible to a base solution, acetone was only used to dissolve AZ photoresist patterns in the lift-off process [33,34]. The PEDOT:PSS was subsequently cured on the 130 $^\circ\text{C}$ hot plate for 1 h.

2.3. Characterization of Microelectrode Electrical Impedance

Since PEDOT:PSS offers biocompatible interfaces between electrode and biological tissue and improves the efficiency of stimulation current delivery due to its low contact impedance, it has emerged as one of the promising electrically conductive polymers to be used as microelectrode material [19–24]. For our impedance measurement, we fabricated 70 μm square Au and PEDOT:PSS-coated Au electrodes with extended structures, including additional pads on the chip surface. This chip was attached to a flexible liquid crystal polymer (LCP) film with patterned Au traces. Using a ball bonder outfitted with a 20 μm diameter Au bond wire (WestBond, USA), two extended Au pads on the opposite electrodes were wire-bonded on the LCP substrate individually, which helped to make the external connections with the tester during measurement. This structure is encapsulated using an epoxy resin except for the Au and PEDOT:PSS electrode sites exposed to saline solution. Among two exposed on-chip electrodes, one serves as the active electrode while the other serves as the reference electrode. The impedance measurement is performed at room temperature and the frequency sweep is from 1 Hz to 2.04 kHz using a NanoZ impedance tester (White Matter LLC, Seattle, WA, USA).

2.4. Post-Processing on-Chip Device Identifiers by Laser Ablation

Wireless microimplants often require unique RF device identification. The 2D planar array microfabrication platform technique presented here is also compatible with the standard CMOS post-processing technique, such as laser ablation to write addresses on individual chips. Here, 10-bit metal fuses were cut selectively to assign the different binary bits addresses to each chip using a commercial EzLaze 3 laser cutting system (New Wave Research, Sunnyvale, CA, USA) with the manual operation. Pulsed 355 nm UV laser radiation was first utilized to ablate a window in the dielectric passivation (scratch protect) bilayer ($\text{Si}_3\text{N}_4/\text{SiO}_2$) on top of the chip's surface to access the Al metallization features in the designated RF address bus embedded within the CMOS circuit. Considering the fuse size, the laser target spot size for window opening was set to $2.5 \mu\text{m} \times 15 \mu\text{m}$ defined using a 50 objective (7–8 single shot exposures were sufficient to remove the dielectric layer). Subsequently, 532 nm green laser light was used to cut the Al-metal traces within the fuse. We chose a smaller aperture size ($2.5 \mu\text{m} \times 10 \mu\text{m}$) to reduce physical damage on the proximate dielectric layer (3–4 times exposures single shot exposures). The laser-ablated fuse address was registered by each chip's internal circuitry and validated electronically through wireless radiofrequency (RF) power and data transmission. In brief and while described in more detail elsewhere, wireless communication deployed an on-chip receiver microantenna (Rx) coil and inductively coupled to an external coil (Tx) resonant at 915 MHz. An RF backscatter modulation circuit on the chip produced a binary phase-shift keying (BPSK)-encoded signal, which was recovered by an external RF receiver. The laser-written 10-bit address and an interleaved header sequence were extracted from the backscattering signal after demodulation [35].

2.5. Assessing the Functionality of Post-Processed Microchips

The active microchips were designed for eventual use as distributed implants, codenamed “neurograins” in our laboratory [12,13,35–39]. After the post-processing steps, the recording performance of the neurograin chips with on-chip Au planar microelectrodes was first demonstrated in a saline immersion benchtop test under RF wireless powering [13]. A concentric platinum–iridium oxide electrode was used to inject 200 Hz sinusoidal proxy neural signal into the saline bath in which the chips were immersed, through an arbitrary waveform generator. The signals were recorded by the chips and information backscattered to the external antenna and electronics. In another series of experiments, physiological validations of the microstimulation performance of the neurograin using PEDOT:PSS coated Au electrodes were assessed both in saline and GFAP Cre \times ChR2-YFP mouse brain slices. In the brain slice experiments, a 200 μm -thick coronal slice was immersed in a fluid chamber which was continuously perfused with artificial cerebrospinal fluid (ACSF). The

wireless telemetry components were fully integrated within the chamber. A stimulating neurograin was positioned on the cortical tissue and standard extracellular recording techniques were used to monitor the stimulation-evoked neural activity. A 100 Hz, 25 μ A symmetric stimulation pulse train is injected by the neurograin through the PEDOT:PSS electrodes into the brain slice to evoke local field potential responses.

3. Results and Discussion

In this section, we present the results from the application of the methods (Section 2), while expanding and elucidating these further for specific process-critical points of the CMOS chip post-fabrication.

3.1. The Planarized Fabrication Process with a 30 μ m Thin Die

The 2D PDMS-carrier planarization strategy was implemented on both commonly used 200–300 μ m thick and 30 μ m thin silicon CMOS chips, to highlight the adaptability of this method to the die thickness. Figure 2 complements Figure 1 above by showing photographic snapshots from the PDMS layering process steps during the planarization of a foundry-produced sub-mm scale CMOS chip, here 650 μ m \times 650 μ m \times 30 μ m in size. Cross-sectional images showing the chip being sandwiched by PDMS layers are seen in the side view (a–c) and the angled view (d–f), respectively. Optical micrographs provided a detailed estimation of the two-dimensional layer structure and the alignment precision. Notably, the first PDMS layer with 65 μ m thickness adheres to the chip tightly enough to prevent the second PDMS from smearing underneath the chip during the formation of the assembly. A successful planarized chip alignment was defined by a visibly smooth, uniform, void-free, and expanded surface observed under the microscope. By mounting the finalized PDMS-chip assembly on a silicon wafer carrier, the subsequent microfabrication process could commence. An advantage of our approach is that the final planarized chip/PDMS assembly (step 3) kept its initial form without distortion and degradation during post-processing due to the chemical stability and mechanical properties of PDMS, including its moderate stiffness and surface adhesion energy that held the assembly together.

3.2. Surface Profile of the Photoresist Coated Sub-mm Sized Single Die

To test the surface smoothness of the planarized chip/PDMS arrays, we compared the surface profiles of a single chip with and without the planarization step by spin-coating a reference photoresist layer on each (photoresist being a key tool in subsequent post-processing). A 3.5 μ m-thick photoresist layer was spin-coated on both samples attached to a silicon wafer as a carrier, and the uniformity of the photoresist was measured with a profilometer (Dektak 3, Veeco Instrument, Plainview, NY, USA) by scanning a distance of 500 μ m at a speed of 0.25 μ m/s. Figure 3 shows the average profile of five consecutive measured values at the same position. Note how for the case of no PDMS-based planarization (case 1), the spin-coated photoresist only resulted in a curved droplet profile on the chip surface. The photoresist height increased toward the center of the chip and peaked at the midpoint value, 8.802 ± 0.006 μ m. This is understandable as the surface tension of the photoresist on a small area surface is dominant in comparison to the centrifugal force by the spinner. By contrast, the planarized chip with PDMS shows much better uniformity and coverage of the photoresist film with only 0.189 ± 0.007 μ m roughness across the same area (case 2). The result suggests that the PDMS-assisted planarization process effectively extends the spin-coating boundaries to create a uniform sheet of surface coverage by balancing the forces acting on the photoresist, an outcome which is necessary for the subsequent post-processing steps.




Figure 2. Summary of the alignment, assembly, and planarization processes of a sub-mm sized CMOS chip (left column shows steps (1)–(3)), next to microscope optical images in side view (a–c) and tilted view (d–f) for each step in the 2D planarization process, here using a thinned CMOS chip ($650\ \mu\text{m} \times 650\ \mu\text{m} \times 30\ \mu\text{m}$): Step (1) The chip facing down lands on the spin-coated PDMS film ($65\ \mu\text{m}$ thickness) aligned with its corresponding photoresist (PR) marker. Step (2) The chip is sandwiched between two PDMS layers (after annealing). Step (3) The final planarized chip/PDMS assembly is completed after the top PDMS layer is peeled off from the contacting chip/PDMS surface. Note the two small square Al-contact pads on the chip discussed below and in text.




Figure 3. Comparing the surface profiles microchips coated by a $3.5\ \mu\text{m}$ -thick photoresist film, without (case 1) and with the planarization process (case 2). Both samples were spin-coated at 3000 rpm for 60 s and baked in the oven at $90\ ^\circ\text{C}$ for 30 min. The unprocessed and PDMS-planarized chips ($650\ \mu\text{m} \times 650\ \mu\text{m} \times 200\ \mu\text{m}$) were attached on the silicon wafer using a double-side Kapton tape.

3.3. High Precision Post-Process Micropatterning of Microelectrodes on Chip Ensembles

A key goal of this work was to develop a method to enable high throughput batch post-processing of multiple sub-mm scale CMOS dies. Figure 4 demonstrates how the method is indeed scalable toward a batch fabrication process, including CMOS chips of different footprints. Figure 4a shows an array of $650\ \mu\text{m} \times 650\ \mu\text{m} \times 200\ \mu\text{m}$ sized chips, where a pair of $100\ \mu\text{m}$ sized square Au microelectrode patterns are deposited on corresponding Al contact pads (as received from the fab). In Figure 4b, $200\ \mu\text{m}$ square Au patterns could be added around the proximate seal ring structure surrounding

the edge side of the chip. Figure 4c shows a high precision example of miniature chips as small as $280\ \mu\text{m} \times 280\ \mu\text{m} \times 200\ \mu\text{m}$ having been successfully patterned by square Au dots on Al contact pads. To quantify our alignment accuracy, the angular deviation and center-to-center distance were measured for the array of Figure 4a by overlaying the photomask CAD drawing. During the calculation, the alignment offset of the mask image was canceled by subtracting the average of the measured values. The CAD measurement guide includes a grid of squares on pad sites and alignment marks at the four corners of each chip with a regular pitch and angular orientation. The result of the measured angular deviation is shown in Figure 4d. The achieved x–y precision is shown in Figure 4e by measuring the center-to-center distance between the center of two pads on the CAD drawing and that of actual chips. The accuracy of the process was determined using the standard deviation, which was 0.3° for the angular orientation, and $8.5\ \mu\text{m}$ and $6.4\ \mu\text{m}$ for the lateral accuracy on the x-axis and y-axis, respectively. The results show the alignment accuracy is well within the range of tolerance required for our implantable microchip fabrication processing. An example of a real multichip sensor array is shown in Figure 4f, discussed below. If it were necessary to further improve the accuracy and scalability of our technique to thousands of chips, we envision an automated alignment procedure for large ensembles using a robotic microhandling tool guided by a computer vision system. This advancement would also improve the process yield by reducing the number of misaligned chips and the fabrication time required for chip placement.




Figure 4. Examples of post-processing multiple CMOS chips through batch fabrication: (a,b) the array of $650\ \mu\text{m} \times 650\ \mu\text{m}$ chips with $100\ \mu\text{m}$ or $200\ \mu\text{m}$ square Au patterns on two Al-pads within each chip; (c) the array of $280\ \mu\text{m} \times 280\ \mu\text{m}$ chips with $70\ \mu\text{m}$ square Au patterns on three Al-pads within each chip; (d,e) histogram of the measured angular orientation and center-to-center lateral distance; (f) size comparison with a dime and arrays of 56 chips within a polyimide RF antenna coil.

We also tested the ability of the method to accommodate different layouts and contact electrode sizes in a batch process (Figure 5). Figure 5a,b illustrate the case of $65\ \mu\text{m} \times 65\ \mu\text{m}$ -sized Al-pads in different locations on chips which were targeted with the deposition of $70\ \mu\text{m}$ square Au thin films. In another case, Figure 5c,d show the results of depositing $100\ \mu\text{m}$ square Au patterns on a chip without or with metal dummy fills (choice in the CMOS process), with different center-to-center spacing of $120\ \mu\text{m}$ and $92.5\ \mu\text{m}$, respectively. More complex layouts were also possible, as shown in Figure 5e,f, where the electrical connection between Al-pads and $180\ \mu\text{m}$ square pads is fabricated for a larger surface area and electrode separations. The structure in Figure 5e was used to measure the impedance of Au and PEDOT:PSS electrodes, while the overall pad structures provided electrical access to multiple sites,

as described in Section 3.5. Additionally, Figure 5g includes two Au fuse structures embedded in the CMOS chips, illustrating an alignment control in our method at the resolution of a few micrometers. The fuse structure has dimensions of $12\ \mu\text{m} \times 35\ \mu\text{m}$ with $5\ \mu\text{m}$ unit spacing and serves as an RFID address (radiofrequency identification), discussed in the text and shown further below in Figure 6.

3.4. On-Chip Device Identifier for RF Telecommunication

As outlined in Section 2.4, another post-process step of importance to our work in the development of distributed neural microimplants is to enable telecommunication under RF wireless powering. Individual CMOS chips require a unique device address, which we have chosen to implement as a 10-bit fuse structure using a $1.4\ \mu\text{m}$ -thick Al metal micropattern added to the top layer redistribution metal available in the 65 nm CMOS process (Figure 6a). In our design, ten metal lines of the 10-bit fuse structure are electrically connected to the ground within the internal circuitry underneath the dielectric passivation layer. After cutting four of the ten fuses selectively through the laser ablation process (Section 2.4), a specific array of ablated and intact laser fuses was validated by scanning electron microscopy (Figure 6c). In the design, to conserve valuable silicon real estate, each fuse line was constrained to a $3\ \mu\text{m}$ width and $6\ \mu\text{m}$ length. The wireless RF link recognized the laser-written 10-bit individual addresses via the RF backscattered uplink. By demodulating this RF signal, the success in the post-processing of the laser-ablated address was validated electronically as in Figure 6b. The device ID is used for downlink communication. When the transmitter sends the downlink code, the chip decodes the downlink and generates current stimulation only if the downlink code matches the device ID. By using this method, stimulation has been delivered to the brain slice selectively among multiple stimulation neurograins (see performance validation in Section 3.6). The RFID address writing technique is compatible with planarization multichip arrays and semi-automatic machines if large-scale ensembles are required.




Figure 5. Examples of post-processed Au-micropatterns on chips with different electrode sizes and layouts: (a,b) pair of $70\ \mu\text{m}$ square pads, (c,d) pair of $100\ \mu\text{m}$ square pads, and (e,f) the extended electrode contact pad patterns; (g) The post-processed die with an on-chip fuse structure demonstrating high-resolution alignment control (dimension of $12\ \mu\text{m} \times 35\ \mu\text{m}$ for individual fuse and $5\ \mu\text{m}$ spacing). The insets show a close-up view of micropatterns with both Au and PEDOT:PSS coating on targeted planar microelectrode sites. The blue arrow shows the indentation generated by the mechanical removal of the Al oxide layer.

3.5. Impedance Measurement of On-Chip Microelectrodes

To verify the electrical characteristics of the post-processed on-chip microelectrodes (Figure 7a), either with Au or combinations of Au and PEDOT:PSS, we performed frequency-dependent impedance measurements in saline (Figure 7b). Our measured impedance values across the frequency range of interest were comparable with the previously reported impedance on conventional planar structures used in electrophysiology, both Au and PEDOT:PSS electrodes [23]. Likewise, we verified that the impedance of the organic PEDOT:PSS was notably lower than that of Au electrodes across the overall frequency range (up to the approximate characteristic frequency of neural action potentials typically used as a reference point for impedance comparison). Here, the impedance of our 70 μm -sized Au electrode (427 k Ω) was more than an order of magnitude larger than that of the 70 μm -sized PEDOT:PSS on Au (7 k Ω) at 1 kHz, consistent with previous findings [23,24]. This result supports that the quality of our post-processing for microfabricated electrodes on the sub-mm sized chip using the lift-off process is comparable with that of electrodes fabricated on the large planar substrate.

3.6. Validation of the Post-Processed Microchip Performance as Neural Implants

The performance of the post-processed fully functional “neurograin” CMOS chips has been validated under a benchtop setup in saline and an ex vivo brain slice experiment. We deployed the immersed chips to record wirelessly a 200 Hz sinusoidal “excitation” signal injected into the conductive medium by external microwires. The signal was picked up at the Au electrodes of the wirelessly powered neurograin chips delivered by RF backscattering to external electronics. A raw data telemetry trace is shown in Figure 8a and the corresponding power spectral density (PSD) is in Figure 8b. Additionally, we integrated the hybrid PEDOT:PSS-coated Au electrodes for neurograins operating as wirelessly powered microscale neural stimulators, with the internal circuits designed to generate 100 μs charge-balanced biphasic current pulses (up to 25 μA). Using a 32-channel commercial macroscale multi-electrode array in saline as a wired detector, we measured the neurograin delivered a 100 Hz symmetric stimulation pulse train as shown in Figure 8c. Furthermore, an ex vivo physiological experiment was performed with the wireless stimulation chip array placed onto a mouse cortical brain slice. Figure 8d shows how current injected from one of the wireless microchips into the cortical tissue evoked a large neural circuit response (dominated by large depolarizations), captured by a standard extracellular recording electrode.




Figure 6. (a) A microscope image of a CMOS chip with 500 μm × 500 μm sized RF on-chip antenna coil and a close-up view of an embedded 10-bit fuse structure. Scale bar: 100 μm. (b) Validation of addressing from RF backscattered data for the 10-bit address and an interleaved header sequence (010101) [35]. Default code is 10b'0; the laser-written address sets a distinctive identity (10111 = 23 in this case). (c) SEM image of the one fuse structure after the laser ablation process.




Figure 7. (a) An optical image of 70 μm square PEDOT:PSS coated Au microelectrodes. The elongated Au traces are connected to the wired external tester. The entire assembly is encapsulated with epoxy resin except for the electrode sites; (b) Impedance spectra comparing PEDOT:PSS coated Au and the uncoated Au microelectrodes of the same size.




Figure 8. A benchtop saline and ex vivo brain slice experiment validate recording and stimulation microchips functionalized by post-processing: (a) a neurograin chip with planar Au electrodes in the recording mode, responding to a 200 Hz sinusoidal current injected into the conductive medium; (b) its corresponding power spectral density; (c) 100 Hz biphasic stimulation pulses generated in saline by the neurograin chip with PEDOT:PSS electrode; (d) The superimposed waveforms of depolarization induced by stimulation current from the chip in a mouse cortical slice.

4. Conclusions

We proposed a soft material-based, low stress, scalable post-processing method that allowed for conventional microelectronic fabrication techniques on microscale semiconductor chips carrying extremely delicate CMOS integrated circuits (ICs). The proposed post-processing method employed a PDMS embedding approach, widely used in fan-out wafer-level packaging (FOWLP) [40], to allow an additional die-level microelectronic fabrication without damaging the underlying CMOS circuitry. We demonstrated the method on microscale diced and thinned silicon IC chips with lateral dimensions from 280 μm to 650 μm and thicknesses from 30 μm to 200 μm . A PDMS-chip assembly was fabricated into a uniform sheet where CMOS chips are embedded in the soft polymer with a smooth boundary, which results in a spin-coated photoresist to have less than 0.189 μm surface roughness. In addition, by using photoresist-based marker structures, the method allowed precise alignment to form a 2D planarization array. While we have demonstrated this technique in 56 chips, the only limiting factor here is the manual alignment process, which can be automated using a robotic micropositioning system with an imaging tool for a high-speed and high-precision batch fabrication.

Using this planarization technique, we fabricated both Au and PEDOT:PSS /Au microelectrodes varying size from 15 μm to 200 μm on the contact pads of sub-mm sized CMOS chips through standard photolithography and thin film deposition. Additionally, we introduced a laser ablation as another key step in the post-process to write individual wireless identifiers on multiple chips for their network telecommunication. While validated with a relatively small batch of silicon CMOS chips due to the practical limitation of a semi-automated laser ablation machine, a 2D-planarized chip array formed by the PDMS-based post-processing method would enable us to generate a large number of identifiers on a large batch of wireless IC chips with an automated laser cutting system. Finally, we successfully

validated the post-processed microchip performance as neural implants by wireless recording of a sinusoidal signal in saline with a recording neurograin chip and evoking neural activity through current injection from the on-chip planar electrodes of stimulating neurograin chips.

This technique has been demonstrated in the post-processing of wireless microimplant, which mainly requires single-layer lift-off for electrode patterning. However, other microfabrication processes, such as dry etching, can be combined, as shown in our previous work [41], to make the opening in hermetic packaging. The deformation of PDMS during processing was not observed in this work, even with the use of various chemicals, including photoresists, developers, and stripper. However, some organic solvents can result in swelling of PDMS and thermal decomposition of it can happen at a high temperature above 250 °C, where the thermal stress can already damage CMOS circuits as well.

We anticipate that the proposed post-processing method based on PDMS planarization will offer new opportunities in the development of any miniaturized devices incorporating the materials or structures that are incompatible with a front-end chip fabrication process. Besides our current demonstrations having metal or polymer-metal composite electrodes on foundry-fabricated silicon CMOS chips, sub-mm photovoltaic cells or light-emitting diodes (LEDs) can be handled with the PDMS-assisted technique to attach micropatterned metal or dielectric probes to them in the large-scale batch process, as in the state of the art microLED displays [42]. The proposed method may play a key role in the future semiconductor industry, where the introduction of unconventional materials and structures in conventional IC chips may open up a new opportunity in emerging applications, such as a large network of microscale biomedical implants and environmental sensors.

Author Contributions: A.-H.L. proposed the technique, conducted post-processing, performed the experiments, and wrote the manuscript. J.L. designed a wireless powering system, performed benchtop/ex vivo experiments for the chip performance. F.L., V.L. and J.H. designed microchips. A.N. and Y.-K.S. supported resource, supervised, and edited the manuscript. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported in part by a private gift to Neuroengineering research at Brown University and DARPA program Neural Engineering Systems Design (NESD) (N666001-17-C-4013), and the Brain Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (NRF-2016M3C7A1904987).

Acknowledgments: The authors would like to thank Jacob Rosenstein and Lawrence Larson at Brown University and Joonsoo Jeong at Pusan National University for his assistance in the completion of this work.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Wei, C.L.; Lin, Y.C.; Chen, T.A.; Lin, R.Y.; Liu, T.H. Respiration Detection Chip with Integrated Temperature-Insensitive MEMS Sensors and CMOS Signal Processing Circuits. *IEEE Trans. Biomed. Circuits Syst.* **2014**, *9*, 105–112. [[CrossRef](#)] [[PubMed](#)]
2. Chow, E.Y.; Chakraborty, S.; Chappell, W.J.; Irazoqui, P.P. Mixed-signal integrated circuits for self-contained sub-cubic millimeter biomedical implants. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 7–11 February 2010; pp. 236–237.
3. Zhang, B.; Dong, Q.; Korman, C.E.; Li, Z.; Zaghoul, M.E. Flexible packaging of solid-state integrated circuit chips with elastomeric microfluidics. *Sci. Rep.* **2013**, *3*, 1098. [[CrossRef](#)]
4. Burdallo, I.; Jiménez, C.; Fernández-Sánchez, C.; Baldi, A. Integration of microelectronic chips in microfluidic systems on printed circuit board. *J. Micromech. Microeng.* **2012**, *22*. [[CrossRef](#)]
5. Chien, J.C.; Ameri, A.; Yeh, E.C.; Killilea, A.N.; Anwar, M.; Niknejad, A.M. A high-throughput flow cytometry-on-a-CMOS platform for single-cell dielectric spectroscopy at microwave frequencies. *Lab Chip* **2018**, *18*, 2065–2076. [[CrossRef](#)] [[PubMed](#)]
6. Lindsay, M.; Bishop, K.; Sengupta, S.; Co, M.; Cumbie, M.; Chen, C.H.; Johnston, M.L. Heterogeneous Integration of CMOS Sensors and Fluidic Networks Using Wafer-Level Molding. *IEEE Trans. Biomed. Circuits Syst.* **2018**, *12*, 1046–1055. [[CrossRef](#)] [[PubMed](#)]

7. Chang, S.R.; Chang, C.H.; Lin, J.S.; Lu, S.C.; Lee, Y.T.; Yeh, S.R.; Chen, H. Die-level, post-CMOS processes for fabricating open-gate, field-effect biosensor arrays with on-chip circuitry. *J. Micromech. Microeng.* **2008**, *18*, 115032. [[CrossRef](#)]
8. Mirzaei, M.; Sawan, M. Microelectronics-Based Biosensors Dedicated to the Detection of Neurotransmitters: A Review. *Sensors* **2014**, *14*, 17981–18008. [[CrossRef](#)]
9. Bonanno, A.; Sanginario, A.; Marasso, S.L.; Miccoli, B.; Bejtka, K.; Benetto, S.; Demarchi, D. A Multipurpose CMOS Platform for Nanosensing. *Sensors* **2016**, *16*, 2034. [[CrossRef](#)]
10. Li, H.T.; Liu, X.W.; Li, L.; Mu, X.Y.; Genov, R.; Mason, A.J. CMOS Electrochemical Instrumentation for Biosensor Microsystems: A Review. *Sensors* **2017**, *17*, 74. [[CrossRef](#)]
11. Park, S.; Borton, D.A.; Kang, M.Y.; Nurmikko, A.V.; Song, Y.K. An Implantable Neural Sensing Microsystem with Fiber-Optic Data Transmission and Power Delivery. *Sensors* **2013**, *13*, 6014–6031. [[CrossRef](#)]
12. Lee, J.; Leung, V.; Lee, A.H.; Huang, J.; Asbeck, P.; Mercier, P.P.; Shellhammer, S.; Larson, L.; Laiwalla, F.; Nurmikko, A. Wireless Ensembles of Sub-mm Microimplants Communicating as a Network near 1 GHz in a Neural Application. *bioRxiv* **2020**, arXiv:293829.
13. Lee, J.; Mok, E.; Huang, J.; Cui, L.; Lee, A.; Leung, V.; Mercier, P.; Shellhammer, S.; Larson, L.; Asbeck, A.; et al. An Implantable Wireless Network of Distributed Microscale Sensors for Neural Applications. In Proceedings of the 9th International IEEE EMBS Conference on Neural Engineering (NER), San Francisco, CA, USA, 20–23 March 2019; pp. 871–874.
14. Yeon, P.; Mirbozorgi, S.A.; Ash, B.; Eckhardt, H.; Ghovanloo, M. Fabrication and Microassembly of a mm-Sized Floating Probe for a Distributed Wireless Neural Interface. *Micromachines* **2016**, *7*, 154. [[CrossRef](#)] [[PubMed](#)]
15. Jia, Y.Y.; Mirbozorgi, S.A.; Lee, B.; Khan, W.; Madi, F.; Inan, O.T.; Weber, A.; Li, W.; Ghovanloo, M. A mm-Sized Free-Floating Wirelessly Powered Implantable Optical Stimulation Device. *IEEE Trans. Biomed. Circuits Syst.* **2019**, *13*, 608–618. [[CrossRef](#)] [[PubMed](#)]
16. Cho, S.H.; Xue, N.; Cauller, L.; Rosellini, W.; Lee, J.B. A SU-8-Based Fully Integrated Biocompatible Inductively Powered Wireless Neurostimulator. *J. Microelectromech. S.* **2013**, *22*, 170–176. [[CrossRef](#)]
17. Khalifa, A.; Karimi, Y.; Wang, Q.H.; Garikapati, S.; Montlouis, W.; Stanacevic, M.; Thakor, N.; Etienne-Cummings, R. The Microbead: A Highly Miniaturized Wirelessly Powered Implantable Neural Stimulating System. *IEEE Trans. Biomed. Circuits Syst.* **2018**, *12*, 521–531. [[CrossRef](#)]
18. Piech, D.; Johnson, B.C.; Shen, K.; Ghanbari, M.M.; Li, K.Y.; Neely, R.; Kay, J.E.; Carmena, J.M.; Maharbiz, M.M.; Muller, R. A wireless millimetre-scale implantable neural stimulator with ultrasonically powered bidirectional communication. *Nat. Biomed. Eng.* **2020**, *4*, 207–222. [[CrossRef](#)]
19. Cogan, S.F. Neural stimulation and recording electrodes. *Annu. Rev. Biomed. Eng.* **2008**, *10*, 275–309. [[CrossRef](#)]
20. Wellman, S.M.; Eles, J.R.; Ludwig, K.A.; Seymour, J.P.; Michelson, N.J.; McFadden, W.E.; Vazquez, A.L.; Kozai, T.D.Y. A Materials Roadmap to Functional Neural Interface Design. *Adv. Funct. Mater.* **2018**, *28*, 1701269. [[CrossRef](#)]
21. Ganji, M.; Kaestner, E.; Hermiz, J.; Rogers, N.; Tanaka, A.; Cleary, D.; Lee, S.H.; Snider, J.; Halgren, M.; Cosgrove, G.R.; et al. Development and Translation of PEDOT:PSS Microelectrodes for Intraoperative Monitoring. *Adv. Funct. Mater.* **2018**, *28*, 1700232. [[CrossRef](#)]
22. Khodagholy, D.; Gelinis, J.N.; Thesen, T.; Doyle, W.; Devinsky, O.; Malliaras, G.G.; Buzsaki, G. NeuroGrid: Recording action potentials from the surface of the brain. *Nat. Neurosci.* **2015**, *18*, 310–315. [[CrossRef](#)]
23. Ganji, M.; Elthakeb, A.T.; Tanaka, A.; Gilja, V.; Halgren, E.; Dayeh, S.A. Scaling Effects on the Electrochemical Performance of poly(3,4-ethylenedioxythiophene) (PEDOT), Au, and Pt for Electrocorticography Recording. *Adv. Funct. Mater.* **2017**, *27*, 1703018. [[CrossRef](#)]
24. Sessolo, M.; Khodagholy, D.; Rivnay, J.; Maddalena, F.; Gleyzes, M.; Steidl, E.; Buisson, B.; Malliaras, G.G. Easy-to-Fabricate Conducting Polymer Microelectrode Arrays. *Adv. Mater.* **2013**, *25*, 2135–2139. [[CrossRef](#)] [[PubMed](#)]
25. Huang, Y.; Mason, A.J. Lab-on-CMOS integration of microfluidics and electrochemical sensors. *Lab Chip* **2013**, *13*, 3929–3934. [[CrossRef](#)] [[PubMed](#)]
26. Lopez-Huerta, F.; Herrera-May, A.L.; Estrada-Lopez, J.J.; Zuniga-Islas, C.; Cervantes-Sanchez, B.; Soto, E.; Soto-Cruz, B.S. Alternative Post-Processing on a CMOS Chip to Fabricate a Planar Microelectrode Array. *Sensors* **2011**, *11*, 10940–10957. [[CrossRef](#)] [[PubMed](#)]

27. Chae, J.; Kulah, H.; Najafi, K. A CMOS-compatible high aspect ratio silicon-on-glass in-plane micro-accelerometer. *J. Micromech. Microeng.* **2005**, *15*, 336–345. [[CrossRef](#)]
28. Datta-Chaudhuri, T.; Abshire, P.; Smela, E. Packaging commercial CMOS chips for lab on a chip integration. *Lab Chip* **2014**, *14*, 1753–1766. [[CrossRef](#)]
29. Datta-Chaudhuri, T.; Smela, E.; Abshire, P.A. System-on-Chip Considerations for Heterogeneous Integration of CMOS and Fluidic Bio-Interfaces. *IEEE Trans. Biomed. Circuits Syst.* **2016**, *10*, 1129–1142. [[CrossRef](#)]
30. Li, L.; Yin, H.; Mason, A.J. Epoxy Chip-in-Carrier Integration and Screen-Printed Metalization for Multichannel Microfluidic Lab-on-CMOS Microsystems. *IEEE Trans. Biomed. Circuits Syst.* **2018**, *12*, 416–425. [[CrossRef](#)]
31. Jeong, M.; Doris, B.; Kedzierski, J.; Rim, K.; Yang, M. Silicon device scaling to the sub-10-nm regime. *Science* **2004**, *306*, 2057–2060. [[CrossRef](#)]
32. Radamson, H.H.; He, X.B.; Zhang, Q.Z.; Liu, J.B.; Cui, H.S.; Xiang, J.J.; Kong, Z.Z.; Xiong, W.J.; Li, J.J.; Gao, J.F.; et al. Miniaturization of CMOS. *Micromachines* **2019**, *10*, 293. [[CrossRef](#)]
33. Charlot, B.; Sassine, G.; Garraud, A.; Sorli, B.; Giani, A.; Combette, P. Micropatterning PEDOT:PSS layers. *Microsyst. Technol.* **2013**, *19*, 895–903. [[CrossRef](#)]
34. Ouyang, S.H.; Xie, Y.T.; Wang, D.P.; Zhu, D.L.; Xu, X.; Tan, T.; Fong, H.H. Surface Patterning of PEDOT:PSS by Photolithography for Organic Electronic Devices. *J. Nanomater.* **2015**, *2015*. [[CrossRef](#)]
35. Laiwalla, F.; Lee, J.; Lee, A.; Mok, E.; Leung, V.; Shellhammer, S.; Song, Y.; Larson, L.; Nurmikko, A. A Distributed Wireless Network of Implantable Sub-mm Cortical Microstimulators for Brain-Computer Interfaces. In Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC), Berlin, Germany, 23–27 July 2019; pp. 6876–6879.
36. Lee, J.; Laiwalla, F.; Jeong, J.; Kilfoyle, C.; Larson, L.; Nurmikko, A.; Li, S.; Yu, S.; Leung, V. Wireless Power and Data Link for Ensembles of Sub-mm scale Implantable Sensors near 1GHz. In Proceedings of the IEEE Biomedical Circuits and Systems Conference (BioCAS), Cleveland, OH, USA, 17–19 October 2018; pp. 1–4.
37. Huang, J.; Laiwalla, F.; Lee, J.; Cui, L.; Leung, V.; Nurmikko, A.; Mercier, P. A 0.01-mm² Mostly Digital Capacitor-Less AFE for Distributed Autonomous Neural Sensor Nodes. *IEEE Soild State Circuits Lett.* **2018**, *1*, 162–165. [[CrossRef](#)]
38. Leung, V.; Lee, J.; Li, S.; Yu, S.; Kilfoyle, C.; Larson, L.; Nurmikko, A.; Laiwalla, F. A CMOS Distributed Sensor System for High-Density Wireless Neural Implants for Brain-Machine Interfaces. In Proceedings of the ESSCIRC IEEE 44th European Soild State Circuits Conference (ESSCIRC), Dresden, Germany, 3–6 September 2018; pp. 230–233.
39. Leung, V.; Cui, L.; Alluri, S.; Lee, J.; Huang, J.; Mok, E.; Shellhammer, S.; Rao, R.; Asbeck, P.; Mercier, P.; et al. Distributed Microscale Brain Implants with Wireless Power Transfer and Mbps Bi-directional Networked Communications. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA, 14–17 April 2019; pp. 1–4.
40. Braun, T.; Becker, K.F.; Hoelck, O.; Voges, S.; Kahle, R.; Dreissigacker, M.; Schneider-Ramelow, M. Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration. *Micromachines* **2019**, *10*, 342. [[CrossRef](#)]
41. Jeong, J.; Laiwalla, F.; Lee, J.; Ritasalo, R.; Pudas, M.; Larson, L.; Leung, V.; Nurmikko, A. Conformal Hermetic Sealing of Wireless Microelectronic Implantable Chiplets by Multilayered Atomic Layer Deposition (ALD). *Adv. Funct. Mater.* **2019**, *29*, 1806440. [[CrossRef](#)]
42. Ding, K.; Avrutin, V.; Izyumskaya, N.; Özgür, Ü.; Morkoç, H. Micro-LEDs, a Manufacturability Perspective. *Appl. Sci.* **2019**, *9*, 1206. [[CrossRef](#)]

