



# Article Optimization of Sacrificial Layer Etching in Single-Crystal Silicon Nano-Films Transfer Printing for Heterogeneous Integration Application

Jiaqi Zhang, Yichang Wu, Guofang Yang, Dazheng Chen <sup>(10)</sup>, Jincheng Zhang, Hailong You, Chunfu Zhang \*<sup>(10)</sup> and Yue Hao

State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an 710071, China; jqzhangxd@163.com (J.Z.); bingkongyanye@163.com (Y.W.); gfyang@stu.xidian.edu.cn (G.Y.); dzchen@xidian.edu.cn (D.C.); jchzhang@xidian.edu.cn (J.Z.); hlyou@mail.xidian.edu.cn (H.Y.); yhao@xidian.edu.cn (Y.H.) \* Correspondence: cfzhang@xidian.edu.cn

**Abstract:** As one of the important technologies in the field of heterogeneous integration, transfer technology has broad application prospects and unique technical advantages. This transfer technology includes the wet chemical etching of a sacrificial layer, such that silicon nano-film devices are released from the donor substrate and can be transferred. However, in the process of wet etching the SiO<sub>2</sub> sacrificial layer present underneath the single-crystal silicon nano-film by using the transfer technology, the etching is often incomplete, which seriously affects the efficiency and quality of the transfer and makes the device preparation impossible. This article analyzes the principle of incomplete etching, and compares the four factors that affect the etching process, including the size of Si nano-film on top of the sacrificial layer, the location of the anchor point, the shape of Si nano-film on top of the sacrificial layer, the location of the sacrificial layer, so that the transfer technology can be better applied in the field of heterogeneous integration. Additionally, Si MOSFETs (Metal-Oxide-Semiconductor Field Effect Transistors) on sapphire substrate were fabricated by using the optimized transfer technology.

**Keywords:** single-crystal silicon nano-films; transfer printing; heterogeneous integration; sacrificial layer; Si MOSFET

## 1. Introduction

In the past few decades, under the guidance of Moore's Law, the minimum size of silicon-based electronic devices has gradually decreased, and the performance and computing speed of circuits have continuously increased. However, due to the physical limitations, in the foreseeable future, the size of silicon-based devices can no longer continue to shrink and meet the Moore's Law [1]. At this time, single-crystal silicon nano-films and compound semiconductor materials have attracted widespread attention due to their unique advantages. Single-crystal silicon nano-films have unique optical and thermal properties that are different from silicon bulk materials. Compound semiconductors represented by GaN materials have advantages such as higher breakdown voltage and electron mobility. Therefore, it is extremely urgent to integrate monocrystalline silicon devices and compound semiconductor devices through heterogeneous integration to meet the development requirements of ultra-miniaturization, intelligence, and diversification of electronic systems, and to break through the limitations of silicon bulk materials. There are several methods in the current stage of heterogeneous integration technology, such as epitaxial growth, bonding, three-dimensional packaging, and transfer printing [2–9]. This article mainly studies the transfer technology applied in the field of heterogeneous integration. Compared with



**Citation:** Zhang, J.; Wu, Y.; Yang, G.; Chen, D.; Zhang, J.; You, H.; Zhang, C.; Hao, Y. Optimization of Sacrificial Layer Etching in Single-Crystal Silicon Nano-Films Transfer Printing for Heterogeneous Integration Application. *Nanomaterials* **2021**, *11*, 3085. https://doi.org/10.3390/ nano11113085

Academic Editors: Jordi Llobet, Gil Shalev, Carlos Calaza and Konstantins Jefimovs

Received: 16 October 2021 Accepted: 6 November 2021 Published: 16 November 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). other heterogeneous integration technologies, transfer technology has many advantages. First of all, the transfer technology can be performed at room temperature, avoiding the adverse effects that high and low temperature environments may have on the function of the device. Secondly, the transfer technology has strong compatibility. The transfer object can be simple nanowires, two-dimensional structures, or even complex three-dimensional structures [10–14]. This makes the transfer technology compatible with many other processing technologies. Finally, the transfer technology also has the advantages of low cost and simple operation. Combined with the unique advantages, transfer technology has huge application potential in many fields.

However, in the process of using the transfer technology for single-crystal silicon nano-films, it is found that the process of wet etching the sacrificial layer (SiO<sub>2</sub> layer) in the transfer technology often fails to achieve the expected effect, and there is a phenomenon that the SiO<sub>2</sub> layer cannot be completely etched. As a result, the subsequent transfer process and the preparation of the device cannot be carried out [15,16]. Therefore, this article explores the different conditions of the size of Si nano-film on top of the SiO<sub>2</sub> layer, and the thickness of the SiO<sub>2</sub> layer that affect the process of wet etching the SiO<sub>2</sub> layer, and analyzes the principle of incomplete etching of the SiO<sub>2</sub> layer. Through the controlled variable experiment, the optimal value range of each condition in the process of etching the SiO<sub>2</sub> layer.

#### 2. Experiment Process

There are two types of the single-crystal silicon nano-film donor substrates. One is a 200/200 nm SOI wafer (Soitec Bernin, France by Smartcut with 200 nm top Si (100), which is doped boron. And, the doping concentration is  $8 \times 10^{16}$  cm<sup>-3</sup>). The other is an 145/100 nm SOI wafer (Soitec by Smartcut with 145 nm top Si (100), which is doped boron, whose level is  $8 \times 10^{16}$  cm<sup>-3</sup> and 100 nm buried oxide). In this study, the main process steps of the SOI substrate pretreatment are shown in Figure 1a. First, SOI substrates of 2 cm  $\times$  3 cm were selected as the donor substrates, as shown in Figure 1(ai). The substrates were ultrasonically cleaned in acetone, absolute ethanol, and water. Then, the substrates were soaked in the piranha solution ( $H_2SO_4:H_2O_2 = 3:1$ ) for 20 min. Lithography and RIE were used to make various Si mesas of different sizes and shapes, as shown in Figure 1(aii). Table 1 shows the specific shapes and sizes of Si mesas. Subsequently, the substrates were immersed in DHF (dilute hydrofluoric acid) (1:50) for 50 min to remove the exposed BOX (buried oxide) around the Si mesas, as shown in Figure 1(aiii). After that, PR (photoresist) anchors were formed by photolithography, as shown in Figure 1(aiv). These PR anchors are a photoresist pattern formed by lithographic, and it can prevent the Si mesas from scattering or moving when the BOX is completely removed by HF [7,8,17]. The substrates obtained through the above process are shown in Figure 1b. Finally, these prepared SOI substrates through pretreatment process are immersed in 20% and 40% HF to remove the BOX-layer under Si mesas for a variety of comparative experiments, respectively.

Table 1. The shapes and sizes of Si mesas.

Square (The Length of Its Sides)	Circle (The Radius)	Rectangle (The Length and Width)
20 µm	12.5 μm	30 μm, 10 μm
40 µm	25 µm	60 μm, 20 μm
80 μm	50 µm	120 μm, 40 μm
120 μm	75 µm	160 μm, 80 μm



**Figure 1.** (a) The main process steps of SOI substrate pretreatment, (b) SOI substrate optical photo obtained after the pretreatment.

#### 3. Results and Discussion

The comparison experiments on the influence of the size of Si nano-film on top of the BOX layer, PR anchors' position, the shape of Si nano-film on top of the BOX layer, and the thickness of the sacrificial layer on the sacrificial layer etching are carried out. Incomplete etching of the sacrificial layer is mainly caused by two factors, namely surface tension and the electrical double layer effect. These factors cause the top Si mesas to adhere to the bottom Si substrate during the wet etching process. These factors prevent HF from getting underneath the Si nano-film and reaction product from removing from this position, causing the etching process to stop.

During the wet etching process, there is a partly suspended structure composed of the top Si nano-film, HF etching solution, and bottom Si substrate. Due to the surface tension, there is a kind of "collapse" tendency of parallel flat plates formed by unbalanced molecular cohesion on or near the surface [6,18,19]. The vertical liquid surface shows a "collapse" phenomenon, which prevents the liquid from further squeezing into the interior. Additionally, the "collapse" phenomenon can be characterized by the pull-up length. It is an important criterion for judging whether the BOX layer etching can be completely removed from underneath the silicon nano-film. The pull-up length refers to the maximum length of the microstructure without physical contact with the substrate under the condition of no external force and static action. The specific formula is as follows [17,20]:

$$L = 1.059 \left[ \frac{Ed^2h^3}{2\gamma(1-v^2)(\cos\theta_1 + \cos\theta_2)} \right]^{\frac{1}{4}}$$
(1)

Among them, "*E*" is the elastic modulus of the structured film. For the top Si nano-film in this work, the value range of "*E*" is 130 GPa to 188 GPa. "*v*" is the Poisson's ratio of the top Si nano-film, and the value range in this experiment is 0.064 to 0.28. " $\gamma$ " is liquid surface tension. "*d*" is the thickness of the sacrificial layer. "*h*" is the thickness of the structural film. Additionally, " $\theta_1$ ", " $\theta_2$ " are the solid-liquid contact angles. Two types of SOI substrates are used in this work, Si/SiO<sub>2</sub> = 200/200 nm, 145/100 nm, respectively. "*L*" obtained by substitution into Formula (1) is 13.0 µm and 7.2 µm, respectively.

The second factor is the electrical double layer effect [20]. There will be static charges on most solid surfaces, as shown in Figure 2. The red balls represent positive ions which will attract counter ions (the black balls) in the solution (HF), causing particles to accumulate in wet etching channels. This phenomenon will prevent the further diffusion of hydrofluoric acid and form a diffusion limit. The thickness of the electrical double layer can be calculated according to the Poisson-Boltzmann equation. The formula is as follows [20]:

$$\beta = \left(\frac{2n_{i0}z^2e^2}{\varepsilon\varepsilon_0kT}\right)^{\frac{1}{2}} \tag{2}$$

In this formula, " $(\beta)^{-1}$ " is the thickness of the electrical double layer; " $\varepsilon_0$ " is the vacuum dielectric constant; " $\varepsilon$ " is the dielectric constant in the medium; "z" is the valence of the i-th ion; "k" is the Boltzmann constant; "T" is the absolute temperature of the colloidal solution; "e" is the electronic charge; and " $n_{i0}$ " is the volume concentration of the i-th ion. Combining the above formula can calculate the thickness of the electrical double layer in these experiments. At room temperature, 40% HF (22.6 mol/L) was used for wet etching of buried oxide under Si mesas. Since HF is not completely ionized in water, its ionization constant is A =  $3.53 \times 10^{-4}$ . The calculated concentration of hydrogen ions and fluoride ions is about 0.0080 mol/L, and the calculated " $(\beta)^{-1}$ " is 2.73 nm at room temperature. The thickness of the electrical double layer is affected by temperature and ion concentration. It increases with the increase of temperature and decreases with the increase of ion concentration. In the same way, the thickness of the electrical double layer is 3.93 nm in 20% hydrofluoric acid.



**Figure 2.** Electrical double layer model. The red balls represent positive ions, and the black balls represent counter ions.

In the following subsections, influence of the size and shape of Si nano-devices on the sacrificial layer wet etching is studied, as well as the influence of the location of the PR anchor point and the thickness of the BOX layer.

#### 3.1. Influence of Graphic Size of the Top Si Mesa on Wet Etching Effect

The top Si mesas are often designed to different sizes and shapes according to design requirements. The square Si mesas on the pretreated SOI substrate (Si/SiO<sub>2</sub> = 200/200 nm) were immersed in HF (20%) for etching the sacrificial layer under Si mesas. The sides of the square Si mesas are 20  $\mu$ m, 40  $\mu$ m and 120  $\mu$ m, respectively. The relationship between the etching time and the transverse etching length of the square top Si mesas with side lengths of 20  $\mu$ m, 40  $\mu$ m and 120  $\mu$ m is obtained, and shown in Figure 3. The transverse etching length is defined as the length from the edge of the top Si mesa to the edge of the unetched buried oxide layer. It can be seen from Figure 3 that the etching rate of the sacrificial layer in HF is constant up to 30 min, and the transverse etching length has a linear relationship with the etching time. This process is named the linear region. From 30 to 65 min, the etching rate of the sacrificial layer gradually decreases, which is called the buffer region. After the 65 min, the etching of sacrificial layer by HF stops, and the transverse etching length does not change. This process is called the stagnant region in our work. In this experiment, only the buried oxide layer of the Si mesa with the side length of 20  $\mu$ m is etched completely (S<sub>20</sub> = 10  $\mu$ m < L = 12.98  $\mu$ m, "S<sub>20</sub>" stands for half side length of the square Si mesa whose side length is 20  $\mu$ m); that is, these 20- $\mu$ m-sized mesas can be transferred, while the other two sizes of silicon mesas cannot because the length of the BOX area to be removed is too large ( $S_{40} = 20 \ \mu m > L = 12.98 \ \mu m$ ,  $S_{120} = 60 \ \mu m > 12.98 \ \mu m$ ). Therefore, the size of the Si mesa should not be too large, otherwise the bottom cutting cannot be completed, resulting in the inability to transfer printing.



**Figure 3.** The relationship between the etching time and the transverse etching length of the sacrificial layer of differently sized square Si mesas in 20% HF.

#### 3.2. Influence of the Location of the PR Anchors on Wet Etching Effect

The positions of the PR anchors have an important effect on the etching rate of the sacrificial layer and the transverse etching length. The PR anchors play a role in fixing Si mesas so that Si mesas will not drift or fall off during the wet etching process. In this work, two representative locations of the PR anchors are used, as shown in Figure 4. The PR anchor points have the same size,  $5 \ \mu m \times 15 \ \mu m$ . The first set of the PR anchors is distributed along the middle of the four sides of the Si mesa (position 1), and the second set of the PR anchors are positioned at the four corners of the Si mesa (position 2). The pretreated SOI substrate was soaked in 40% HF. The relationship between the transverse etching length and etching time of the Si mesas with side lengths of 20  $\mu$ m, 40  $\mu$ m, 80  $\mu$ m and 120  $\mu$ m is shown in Figure 5. As can be seen for 20  $\mu$ m square mesas, the position of the anchor point does not matter; both sets show release of the mesas. Similar to the

20  $\mu$ m square mesas, the 40  $\mu$ m square Si mesas have different transverse etching lengths. The stagnant transverse etching lengths of "position 1" and "position 2" are 12.3  $\mu$ m and 9.0  $\mu$ m, respectively. For the square Si mesas with the size of 80  $\mu$ m, the stagnant transverse etching length of "position 1" is 13.3  $\mu$ m, and the transverse etching length of "position 2" is 11.2  $\mu$ m. For the square Si mesas with the size of 120  $\mu$ m, the transverse etching length of "position 1" is 14.9  $\mu$ m, and the transverse etching length of "position 2" is 12.0  $\mu$ m. Clearly, the position of the PR anchors in the middle of the four sides of the Si mesa is better for etching the sacrificial layer. This is because the length of the edge of the Si mesa covered by the second type of PR anchor (position 1) is longer than that of the first type of PR anchor (position 2), so that the contact area between the sacrificial layer and HF becomes smaller with the second type of PR anchor, which is not conducive to the etching of sacrificial layer by HF.



Figure 4. Two representative locations of the PR anchors.



**Figure 5.** The relationship between the etching time and the transverse etching length of the sacrificial layer with the same size and shape using two PR anchors. (**a**) Square with a side length of 20  $\mu$ m, (**b**) square with a side length of 40  $\mu$ m, (**c**) square with a side length of 80  $\mu$ m, (**d**) square with a side length of 120  $\mu$ m.

#### 3.3. Influence of Graphic Shape of the Top Si Mesa on Wet Etching Effect

In this experiment, three different Si mesa shapes on top of sacrificial layers were fabricated, i.e., square, rectangular and circular Si mesa, respectively. A comparison between three with a fixed perimeter of 160  $\mu$ m (the perimeter is the circumference of the Si mesa) is done to ensure the same contact area between the etching front and the hydrofluoric acid. It can be seen from Figure 6 that the transverse etching rates of the three shapes are not much different, but in the end only the sacrificial layer under rectangular mesas is completely etched, whereas the sacrificial layer underneath square and circular mesas are both incompletely etched, as shown in Figure 7. The complete etching process of three shapes is shown in Figure 7. When the BOX between the top Si nano-film and Si substrate was etched completely by HF, the top Si nano-film would stick to the Si substrate. And, it shows the white spots in the sticky regions. Only the rectangular sacrificial layer shape is completely etched. This is because the shortest side of the rectangular sacrificial layer is less than twice the calculated pull-up length. In this direction, the electrical double layer effect during the etching process will not affect the etching process before the release is completed.



**Figure 6.** The relationship between the etching time and the transverse etching length of sacrificial layers underneath three types of Si mesas with identical circumference lengths but different shapes.

#### 3.4. Influence of Thickness Ratios of Si/SiO<sub>2</sub>

Two SOI substrates with different thickness ratios of Si/SiO<sub>2</sub> were used. These two kinds of thickness ratios of Si/SiO<sub>2</sub> were 200/200 nm and 145/100 nm, respectively. Under the same other conditions, the square Si mesas with side length of 20  $\mu$ m were compared. The relationship between the etching time and the transverse etching length of the square sacrificial layer with different thickness ratio of Si/SiO<sub>2</sub> is shown in Figure 8. For the sacrificial layer with Si/SiO<sub>2</sub> = 145/100 nm, the transverse etching rate of the sacrificial layer is lower than that of Si/SiO<sub>2</sub> = 200/200 nm. In addition, the transverse etching length of the sacrificial layer with Si/SiO<sub>2</sub> = 200/200 nm is longer than that of the sacrificial layer with Si/SiO<sub>2</sub> = 200/200 nm is longer than that of the sacrificial layer with Si/SiO<sub>2</sub> = 200/200 nm is longer than that of the sacrificial layer with Si/SiO<sub>2</sub> = 200/200 nm is longer than that of the sacrificial layer with Si/SiO<sub>2</sub> = 200/200 nm is longer than that of the sacrificial layer thickness, it can be found that the etching rate of the substrate with the sacrificial layer thickness of 100 nm is lower. This is mainly due to the fact that the thinner the thickness of the sacrificial layer, the greater the impact of the electrical double layer effect on the etching process. Due to the limited experimental conditions, we can only compare two kinds of thickness ratios of Si/SiO<sub>2</sub>, which is not complete, and a systematic study would be required to draw a safe conclusion.



**Figure 7.** Optical images of the sacrificial layer etching process; (a) square sacrificial layer with side length of 40  $\mu$ m, (b) rectangular mesas with a width and a length of 20  $\mu$ m × 60  $\mu$ m, and (c) circular mesas with a diameter of 50  $\mu$ m.



**Figure 8.** The relationship between the etching time and the transverse etching length of the  $SiO_2$  sacrificial layer underneath a square mesa.

#### 3.5. Si MOSFET Transferred on Sapphire Substrate by Transfer Printing

Figure 9 shows the diagram of the cross section of a Si MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) transferred on a sapphire substrate by transfer printing. SOI (Si/SiO<sub>2</sub> = 200/200 nm) substrate was selected as the donor substrate. The preparation method of Si inks to be transferred was detailed in the above experimental process. The transfer printing and device fabrication process are described below. First, thermal released tape (TRT) was coupled to the donor substrate, and then quickly torn, allowing TRT to obtain the Si inks. TRT for obtaining the Si inks was coupled to the receiver substrate (sapphire). Then, the coupling system was placed on a hot plate at 125 °C to release the Si inks onto the sapphire substrate. Phosphorus ions were injected into the source and drain region, and then the impurity diffusion was activated for 60 s at 1000 °C by an RTP process. Twenty nanometers Al<sub>2</sub>O<sub>3</sub> grown by ALD (Atomic layer deposition) served as the gate dielectric layer of Si devices. Then, 20/120 nm Ti/Au was deposited as gate metal electrodes of Si devices. Thirty nanometers Ni was deposited as the S/D electrodes of the Si devices, and then alloyed at 300 °C for 5 min. In this way, the preparation of the Si MOSFETs was completed.



**Figure 9.** Diagram of the cross-section of Si MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) transferred onto sapphire substrate by transfer printing.

Figure 10a shows the cross-section of the Si/sapphire interface of Si MOSFETs transferred onto sapphire substrate. The silicon bonded well with the sapphire. Due to the different lattice spacing between silicon and sapphire, the silicon near the bonding interface was subjected to lattice stress and became polycrystalline. Figure 10b shows the cross section of Si nano-film transferred on sapphire substrate. The lattice is neatly arranged without defects, thus transfer printing had no adverse effects on Si nano-film.



Figure 10. Diagram of the cross-section of (a) the Si/sapphire interface, and (b) Si nano-film.

The transfer characteristics of Si MOSFETs are shown in Figure 11a. The gate length of the Si device is 3  $\mu$ m, and the threshold voltage is -0.37 V. The peak transconductance is 30  $\mu$ S and the subthreshold swing is 221 mV/dec. I-V characteristics of Si MOSFET (L<sub>G</sub> = 3  $\mu$ m) are shown in Figure 11b. The saturated output current can reach 140  $\mu$ A/ $\mu$ m. For comparison, the characteristics of conventional Si MOSFETs are shown in Figure 11c. The gate length

of the conventional Si MOSFETs is 3  $\mu$ m, and the threshold voltage is 0.2 V. The peak transconductance is 8  $\mu$ S and the subthreshold swing is 170 mV/dec. I-V characteristics of the conventional Si MOSFET (L<sub>G</sub> = 3  $\mu$ m) is shown in Figure 11d. The saturated output current can reach 254  $\mu$ A/ $\mu$ m. Although the transferred Si film does not introduce defects in terms of TEM (FEI Tecnai G2 F20 transmission electron microscope instrument, Hillsboro, OR, USA) results, the device performances are not as good as that of conventional Si devices. There are two reasons; firstly, impurities were introduced in Si during transfer printing process. Secondly, the stress defect was introduced during RTP bonding. These reasons lead to the decrease of the device's mobility and output current. We will optimize and improve transfer printing method and bonding technology to reduce defects and improve device performance.



**Figure 11.** (**a**) The transfer characteristics of Si MOSFETs transferred on sapphire, (**b**) I-V characteristics of Si MOSFETs transferred on sapphire, (**c**) the transfer characteristics of the conventional Si MOSFETs, and (**d**) I-V characteristics of the conventional Si MOSFETs.

### 4. Conclusions

This article analyzes the influence of the size of Si nano-film on top of the sacrificial layer, the location of anchor points, the shape of Si nano-film on top of the sacrificial layer, and the thickness of the sacrificial layer on the etching process. Through this article, we can have a deeper understanding of the principle and process of the wet etching process of this  $SiO_2$  sacrificial layer. In order to avoid incomplete etching of  $SiO_2$  layer, the etching conditions can be selected as follows: a SOI substrate with a larger sacrificial layer thickness should be chosen. Additionally, the sacrificial layer should be designed as a rectangle to ensure that the shorter side length is less than twice the pull-up length. The anchor points should be placed in the middle of the four sides of the sacrificial layer graphics. The use of this etching condition in the transfer technology can avoid the occurrence of

incomplete etching of the sacrificial layer, which promotes the better application of the transfer technology in the field of heterogeneous integration. Based on the above results, Si MOSFETs transferred onto sapphire substrate were fabricated, and its I-V characteristics were good.

**Author Contributions:** C.Z. conceived the idea, designed and guided the research; J.Z. (Jiaqi Zhang) and Y.W. conducted most of the experiment and data collection; J.Z. (Jiaqi Zhang) wrote the manuscript; C.Z. revised the manuscript; G.Y., D.C., J.Z. (Jincheng Zhang), H.Y. helped with the data analysis; Y.H. supervised the group. All authors have read and agreed to the published version of the manuscript.

**Funding:** We thank the Fundamental Research Funds for the National 111 Center (Grant No. B12026), the Natural Science Basic Research Program of Shaanxi (Program No. 2021JC-24), the National Key Research and Development Program of China (Grant No. 2018YFB1802001), and the National Natural Science Foundation of China (Grant No. 61874083).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data is not available due to further study.

Conflicts of Interest: The authors declare no conflict of interest.

### References

- 1. Kim, N.S.; Austin, T.; Blaauw, D.; Mudge, T.; Flautner, K.; Hu, J.S.; Irwin, M.J.; Kandemir, M.; Narayanan, V. Leakage Current: Moore's Law Meets Static Power. *Computer* **2003**, *36*, 68–75.
- Li, C.; Lin, J.; Liu, H.; Chu, M.; Chen, H.; Ma, C.; Tsai, C.; Huang, H.; Lin, H.; Liu, H.; et al. Van der Waal Epitaxy of Flexible and Transparent VO<sub>2</sub> Film on Muscovite. *Chem. Mater.* 2016, *28*, 3914–3919. [CrossRef]
- 3. Chen, H.; Feng, X.; Chen, Y. Directionally controlled transfer printing using micropatterned stamps. *Appl. Phys. Lett.* **2013**, 103, 151607. [CrossRef]
- 4. Li, G.; Song, E.; Guo, Q.; Huang, G.; Mei, Y. Transfer techniques for single-crystal silicon/germanium nanomembranes and their application in flexible electronics. *Sci. Sin. Inf.* **2018**, *48*, 670–687. [CrossRef]
- Yuan, H.-C.; Ma, Z. Microwave thin-film transistors using Si nanomembranes on flexible polymer substrate. *Appl. Phys. Lett.* 2006, *89*, 1682. [CrossRef]
- 6. Katz, H.E. Recent Advances in Semiconductor Performance and Printing Processes for Organic Transistor-Based Electronics. *Chem. Mater.* **2004**, *16*, 4748–4756. [CrossRef]
- 7. Zhang, J.; Wu, Y.; Li, Z.; Zhang, Y.; Peng, Y.; Chen, D.; Zhu, W.; Xu, S.; Zhang, C.; Hao, Y. High-performance acetone soluble tape transfer printing method for heterogeneous integration. *Sci. Rep.* **2019**, *9*, 15769. [CrossRef] [PubMed]
- Zhang, J.; Zhang, W.; Wu, Y.; Zhang, Y.; Peng, Y.; Feng, Z.; Chen, D.; Zhao, S.; Zhang, J.; Zhang, C.; et al. Wafer-Scale Si–GaN Monolithic Integrated E-Mode Cascode FET Realized by Transfer Printing and Self-Aligned Etching Technology. *IEEE Trans. Electron Devices* 2020, 67, 3304–3308. [CrossRef]
- Zhang, J.; Zhang, Y.; Chen, D.; Zhu, W.; Xi, H.; Zhang, J.; Zhang, C.; Hao, Y. Bendable Single Crystal Silicon Nanomembrane Thin Film Transistors with Improved Low-Temperature Processed Metal/n-Si Ohmic Contact by Inserting TiO<sub>2</sub> Interlayer. *Nanomaterials* 2018, *8*, 1060. [CrossRef] [PubMed]
- Chou, S.Y.; Keimel, C.; Gu, J. Ultrafast and Direct Imprint of Nanostructures in Silicon. *Nature* 2002, 417, 835–837. [CrossRef] [PubMed]
- 11. McDonald, J.C.; Duffy, D.C.; Anderson, J.R.; Chiu, D.T.; Wu, H.; Schueller, O.J.; Whitesides, G.M. Fabrication of Microfluidic Systems in Poly (Dimethylsiloxane). *Electrophoresis* **2000**, *21*, 27–40. [CrossRef]
- Lee, S.; Biswas, R.; Li, W.; Kang, D.; Chan, L.; Yoon, J. Printable nanostructured silicon solar cells for high-performance, large-area flexible photovoltaics. ACS Nano 2014, 8, 10507–10516. [CrossRef] [PubMed]
- Kim, S.; Wu, J.; Carlson, A.; Jin, S.H.; Kovalsky, A.; Glass, P.; Liu, Z.; Ahmed, N.; Elgan, S.L.; Chen, W.; et al. Microstructured elastomeric surfaces with reversible adhesion and examples of their use in deterministic assembly by transfer printing. *Proc. Natl. Acad. Sci. USA* 2010, 107, 17095–17100. [CrossRef] [PubMed]
- 14. Lee, K.J.; Lee, J.; Hwang, H.; Reitmeier, Z.J.; Davis, R.F.; Rogers, J.A.; Nuzzo, R.G. A printable form of single-crystalline gallium nitride for flexible optoelectronic systems. *Small* 2005, *1*, 1164–1168. [CrossRef] [PubMed]
- Lerner, R.; Eisenbrandt, S.; Bonafede, S.; Meitl, M.A.; Fecioru, A.; Trindade, A.J.; Reiner, R.; Waltreit, P.; Bower, C.A. Heterogeneous Integration of Microscale Gallium Nitride Transistors by Micro-Transfer-Printing. In Proceedings of the 2016 IEEE 66th Electronic Components and Technology Conference, Las Vegas, NV, USA, 31 May–3 June 2016.
- 16. Navaraj, W.T.; Gupta, S.; Lorenzelli, L.; Dahiya, R. Wafer Scale Transfer of Ultrathin Silicon Chips on Flexible Substrates for High Performance Bendable Systems. *Adv. Electron. Mater.* **2018**, *4*, 1700277. [CrossRef]

- 17. Sim, K.; Chen, S.; Li, Y.; Kammoun, M.; Peng, Y.; Xu, M.; Gao, Y.; Song, J.; Zhang, Y.; Ardebili, H.; et al. High Fidelity Tape Transfer Printing Based on Chemically Induced Adhesive Strength Modulation. *Sci. Rep.* **2015**, *5*, 16133. [CrossRef] [PubMed]
- 18. Yan, Z.; Pan, T.; Xue, M.; Chen, C.; Cui, Y.; Yao, G.; Huang, L.; Liao, F.; Jing, W.; Zhang, H.; et al. Thermal release transfer printing for stretchable conformal bioelectronics. *Adv. Sci.* **2017**, *4*, 1700251. [CrossRef] [PubMed]
- 19. Khang, D.-Y.; Jiang, H.; Huang, Y.; Rogers, J.A. A stretchable form of single-crystal silicon for high-performance electronics on rubber substrates. *Science* 2006, *311*, 208–212. [CrossRef] [PubMed]
- 20. Ng, E.Y.K.; Poh, S.T. Modeling of Electric Double Layer Effects through Pressure-driven Microchannel Flows. *Comput. Model. Eng. Sci.* 2002, *3*, 351–365.