

Article

# A Comparative Study of E-Beam Deposited Gate Dielectrics on Channel Width-Dependent Performance and Reliability of *a*-IGZO Thin-Film Transistors

# Gwomei Wu<sup>1,2,\*</sup>, Anup K. Sahoo<sup>1</sup>, Dave W. Chen<sup>2</sup> and J. W. Chang<sup>2</sup>

- <sup>1</sup> Institute of Electro-Optical Engineering, Chang Gung University, Taoyuan 333, Taiwan; anup140387@gmail.com
- <sup>2</sup> Chang Gung Memorial Hospital, Keelung 204, Taiwan; mr5181@cgmh.org.tw (D.W.C.); flyinwei@gmail.com (J.W.C.)
- \* Correspondence: wu@mail.cgu.edu.tw; Tel.: +886-3-211-8800

Received: 26 October 2018; Accepted: 7 December 2018; Published: 9 December 2018



Abstract: A comparative study on the effects of e-beam deposited gate dielectrics for amorphous indium gallium zinc oxide (*a*-IGZO) thin-film transistors (TFTs) has been carried out using SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> dielectric materials. The channel width dependent device electrical performances were investigated using three different sizes of 500  $\mu$ m, 1000  $\mu$ m, and 1500  $\mu$ m. The reliability characteristics were revealed by the threshold voltage variation and drain current variation under positive bias stress. The e-beam deposited high-k dielectric Ta<sub>2</sub>O<sub>5</sub> exhibited the highest stability at the stress voltage of 3 V for 1000 s due to its high capacitance density at 34.1 nF/cm<sup>2</sup>. The threshold voltage variation along the channel width decreased from SiO<sub>2</sub>, then Si<sub>3</sub>N<sub>4</sub>, to Ta<sub>2</sub>O<sub>5</sub>, because of the increased insulating property and density of capacitance. The SiO<sub>2</sub>-based *a*-IGZO TFT achieved a high field effect mobility of 27.9 cm<sup>2</sup>/V·s and on–off current ratio > 10<sup>7</sup> at the lower channel width of 500  $\mu$ m. The gate leakage current also decreased with increasing the channel width/length ratio. In addition, the SiO<sub>2</sub> gate dielectric-based *a*-IGZO TFT could be a faster device, whereas the Ta<sub>2</sub>O<sub>5</sub> gate dielectric would be a good candidate for a higher reliability component with adequate surface treatment.

Keywords: a-IGZO; thin-film transistor; e-beam; gate dielectric; reliability

# 1. Introduction

Recent studies have been focused on several transparent conducting oxides (TCO), such as zinc oxide (ZnO), indium zinc oxide (IZO), amorphous zinc tin oxide (*a*-ZTO) and amorphous indium gallium zinc oxide (*a*-IGZO) [1–3]. These materials showed advantages, such as an easy film coating process, better surface morphology, and electrical stability during operation. Among them, *a*-IGZO has been proven to be a promising material because of its high mobility and transparency [4]. It exhibited a smooth surface quality when deposited at room temperature [5]. Therefore, this oxide material has been investigated for the active channel layers in thin-film transistors (TFTs). In addition, *a*-IGZO TFTs can be fabricated on silicon wafer, glass, and also flexible organic substrates. The prevailing amorphous silicon (*a*-Si:H) exhibits a low carrier mobility (0.5–1 cm<sup>2</sup>/V·s), while the polycrystalline silicon (poly-Si) requires high-temperature fabrication processes (>500 °C) [6,7]. However, recent studies have found that the performance of TFTs is very much dependent upon the gate dielectric material and its deposition method [8].



Silicon dioxide (SiO<sub>2</sub>) has been used as the gate dielectric in *a*-IGZO TFTs because of its thermal stability and smooth surface morphology. Most of the reported results achieved mobility for smaller channel dimension-based *a*-IGZO TFTs < 20 cm<sup>2</sup>/V·s, using various coating methods, such as thermal growth, sputtering, and plasma-enhanced chemical vapor deposition (PECVD) [9–12]. On the other hand, *a*-IGZO TFTs with a bigger channel size have been studied using e-beam deposited SiO<sub>2</sub> gate dielectric. The electrical performances could be significantly improved after employing plasma treatment on the gate dielectric [13]. The atomic layer deposited (ALD) SiO<sub>2</sub> gate dielectric was also reported on *a*-IGZO TFTs that could maintain a good stability under a negative gate bias stress, while exhibiting very high field-effect mobility without any post-annealing [14].

In the literature, several high-k gate dielectrics have been introduced to increase the mobility and reliability of *a*-IGZO TFTs. High-k gate dielectrics can provide a high gate capacitance and low leakage current with an equivalent oxide thickness, and the drivability can be further improved. For example, Chiu et al. reported a room-temperature deposited a-IGZO channel with tantalum pentoxide  $(Ta_2O_5, high-k \sim 29)$  exhibited field-effect mobility of 61.5 cm<sup>2</sup>/V·s [15]. Qian et al. achieved a mobility of  $30.1 \text{ cm}^2/\text{V} \cdot \text{s}$  for *a*-IGZO TFTs using Ta<sub>2</sub>O<sub>5</sub> dielectric withlanthanum (La) incorporation [16]. However, critical issues related to the threshold voltage variation along the channel width, bias-stress instability, and device reliability are still challenging, which can seriously influence the practical applications of *a*-IGZO TFTs. There are a number of reports on *a*-IGZO TFTs with a comparative study of different dielectric materials prepared by the same coating technology. Lee et al. performed a study on the electrical characteristics and device instabilities in a-IGZO TFTs with four different high-k gate dielectrics (Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, and ZrO<sub>2</sub>), deposited with the radio frequency (RF) sputtering method [8]. They concluded that higher k dielectric ZrO<sub>2</sub> is the most preferable candidate in terms of bias stress, mobility, or current on-off ratio. The highest achieved mobility was 10.2 cm<sup>2</sup>/V·s for high-k dielectric ZrO<sub>2</sub>. Lin et al. investigated *a*-IGZO TFTs using different high-k gate dielectric materials, such as silicon nitride (Si<sub>3</sub>N<sub>4</sub>) and aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), at a low temperature process (<300 °C) and compared them with low-temperature SiO<sub>2</sub> [17]. However, they achieved a mobility  $<10 \text{ cm}^2/\text{V} \cdot \text{s}$ and had a large variation of electrical properties in a stressed situation. Therefore, there are still some obstacles to this oxide being useful in real applications, especially with a combination of different channel widths and different gate dielectrics using different deposition methods. The performances of a-IGZO TFTs with different combinations of gate dielectric and channel width have not been clearly investigated. The TFT performances could be affected with conjugate effects because of the variation in electric field, surface roughness, and insulating property. In addition, the threshold voltage variation along different channel widths with e-beam deposited gate dielectric remains questionable. It is, thus, very important to investigate the reliability characteristics with different dielectrics.

In this report, the comparative performances of *a*-IGZO TFTs were studied with e-beam deposited gate dielectrics of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub>. A distribution of threshold voltage was carried out with three different channel width sizes for each gate dielectric. The influence by combination of channel width and gate dielectric on *a*-IGZO TFTs electrical properties was thus investigated. The reliability performances with a respective variation in threshold voltage and drain current of *a*-IGZO TFTs under the stress voltage of 3 V for 1000 s measurement were evaluated. The mechanism explained the variation in threshold voltage and drain current for the various dielectric systems. In addition, the threshold voltage variation along the 500–1500  $\mu$ m channel width decreased from SiO<sub>2</sub>, then Si<sub>3</sub>N<sub>4</sub>, to Ta<sub>2</sub>O<sub>5</sub>, because of the increased insulating property and density of capacitance. The e-beam deposited high-k dielectric Ta<sub>2</sub>O<sub>5</sub> exhibited the highest stability due to its high capacitance density. Moreover, this study classified that Ta<sub>2</sub>O<sub>5</sub> gate dielectric would be a good candidate for long-term reliability components.

#### 2. Materials and Methods

In the experiments, sputter-deposited 100nm indium tin oxide (ITO)-coated glass, with a sheet resistance of 15 ohm/sq, was used as the substrates. The substrates were washed in an ultrasonic bath

with acetone, isopropyl alcohol, and de-ionized water for 15 min in each step. The substrates were then dried by N<sub>2</sub> gun and a hot plate at 120  $^{\circ}$ C for 1 h before use. After that, a 1 mm  $\times$  2 cm area size from one side was covered using a vacuum tape with a shadow mask on the common bottom gate of ITO. The system was designed to make patterns for gate dielectrics and the *a*-IGZO layer for the relatively large channels. Samples with different types of gate dielectric materials were deposited by an e-beam evaporator system using an  $SiO_2$ ,  $Si_3N_4$ , and  $Ta_2O_5$  source, respectively. Before the evaporation of each of the three gate dielectric materials, the e-beam chamber vacuum base pressure was about  $8 \times 10^{-6}$ Torr ( $10.6 \times 10^{-4}$  Pa). However, the chamber pressure during the evaporation increased to the order of  $2-4 \times 10^{-5}$  Torr (2.6–5.3  $\times 10^{-3}$  Pa). The deposition rate was about 1–10 nm/s. The temperature of the e-beam chamber was varied at 23–30 °C, 23–40 °C, and 23–45 °C during the film deposition of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub>, respectively. This was likely caused by the different melting points of the materials (SiO<sub>2</sub> ~ 1423 °C, Si<sub>3</sub>N<sub>4</sub> ~ 1700 °C, and Ta<sub>2</sub>O<sub>5</sub> ~ 1875 °C) due to the heating effect of the e-beam sources [18,19]. The deposition current was also varied for SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> at about 5–6, 16–17, and 20–21 amps (A), respectively, at a fixed voltage of 5 kV. The thickness of each gate dielectric layer was kept the same at ~200 nm. There was no intentional substrate heating for all cases. Additionally, all dielectric layers were deposited by the e-beam evaporator on p+ Si at the same instant to evaluate the density of capacitance with fabricated metal-insulator-semiconductor (MIS) capacitors. Then, a-IGZO ~ 40 nm films were deposited on the bi-layers of SiO<sub>2</sub>/ITO glass, Si<sub>3</sub>N<sub>4</sub>/ITO glass, and Ta<sub>2</sub>O<sub>5</sub>/ITO glass by RF sputtering. The deposition power was fixed at 70 W and the pressure was about 3 m Torr (0.4 Pa). The Ar/O<sub>2</sub> inlet gas ratio was 50:1 for all the different gate dielectric-based samples. All the deposition conditions were kept the same at all times to avoid any other uncertain effect. After that, 100 nm Al film was coated by a thermal evaporator system and then patterned to form the source and drain of the thin-film transistor, followed by photolithography and a lift process. A cross-section scanning electron microscope (SEM, Hitachi S-5000, Tokyo, Japan) image is presented here to qualify the thickness of multiple films in Figure 1. A layer-by-layer structure can be observed. The channel width was varied at  $500 \mu m$ ,  $1000 \mu m$ , and  $1500 \mu m$ , while the channel length was fixed at 200 µm. Figure 2 shows a schematic representation of the final device structure. In addition, *a*-IGZO films were grown on clean bare glass to be used for an evaluation of the physical characteristics of the surface roughness by atomic force microscopy (AFM, Park System, XE-70, Santa Clara, CA, USA) and the optical transmittance spectra by a UV spectrometer (Jasco, Tokyo, Japan, ISN-723). The three different MIS capacitors were then measured using a 4284A precision LCR (inductance, capacitance, and resistance) meter at constant frequency of 1 MHz. The TFT device electrical properties, such as transfer characteristics, output characteristics, and bias stress characteristics, were evaluated with a semiconductor parameter analyzer (B1500A, Agilent, Santa Clara, CA, USA).



Figure 1. A cross-section SEM image for the multiple films on glass substrate.



Figure 2. A schematic representation of the multiple dimension device structure.

# 3. Results and Discussion

The optical transmittance spectra for the as-deposited *a*-IGZO films on clean bare glass are shown in Figure 3 with the optimized argon to oxygen flow rate 50:1. The average transmittance of *a*-IGZO films exhibited above 80% in the visible and near-infrared range (VNIR, wavelength range 400 nm to 1000 nm). The band gap energy of the *a*-IGZO film could be derived using a plotting method [20] The band gap energy of films was thus obtained at about 3.49 eV by extrapolating the straight-line portion of  $(\alpha h\nu)^2$  vs.  $h\nu$  plots to the energy axis. Here, *h* and *v* represent for the Planck constant and the radiation frequency.



Figure 3. Optical transmission spectra of RF sputtered as-deposited *a*-IGZO films on clean bare glass.

The top surface morphology of the e-beam deposited dielectric layers were investigated using AFM image analysis and the as-deposited SiO<sub>2</sub> film on ITO glass substrate image is hereby shown in Figure 4. The surface roughness (RMS) Rq values of the e-beam deposited SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> were 3.94 nm, 4.06 nm, and 4.11 nm, respectively. The high-k dielectric Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub> had a slightly higher surface roughness than the SiO<sub>2</sub>. This has been attributed to the higher heating effect by the larger temperature variation range, for Ta<sub>2</sub>O<sub>5</sub> ~ 22 °C, Si<sub>3</sub>N<sub>4</sub> ~ 17 °C, and SiO<sub>2</sub> only ~7 °C, and also possibly an enhanced pressure variation during the film deposition process.



**Figure 4.** Atomic force microscopy (AFM) image of the e-beam deposited SiO<sub>2</sub> film on indium tin oxide (ITO) glass substrate.

The capacitance variation of the e-beam deposited dielectric materials was measured on p<sup>+</sup> Si wafer with the MIS structures. The capacitance vs. applied voltage characteristics with a sweep voltage of -5 V to +5 V are shown in Figure 5. The maximum capacitance density ( $C_{ox}$ )was achieved at the accumulation region at about 4 nF/cm<sup>2</sup>, 16.9 nF/cm<sup>2</sup>, and 34.1 nF/cm<sup>2</sup> for the corresponding SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> gate dielectric materials. The e-beam deposited Ta<sub>2</sub>O<sub>5</sub> gate dielectric material showed a much higher insulating property compared to SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>. Nevertheless, much higher capacitance density dielectrics can be further explored by multiple oxides using more sophisticated deposition techniques.



**Figure 5.** Capacitance density vs. voltage characteristics of the metal-insulator–semiconductor (MIS) capacitor with gate dielectric  $SiO_2$ ,  $Si_3N_4$ , and  $Ta_2O_5$  deposited on p + Si wafer.

The channel width dependent transfer characteristics of the *a*-IGZO TFTs with the different e-beam deposited gate dielectrics of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> are shown in Figure 6. The characteristics could have also been represented for the channel size width of 500  $\mu$ m, 1000  $\mu$ m, and 1500  $\mu$ m, respectively, at the fixed channel length of 200  $\mu$ m. The transfer characteristics of *a*-IGZO TFTs were significantly changed with the various gate dielectric materials as well as with the various channel widths in TFTs. Nevertheless, the performances of the nine different types of TFTs could be compared by evaluating their basic performance parameters, such as field effect mobility ( $\mu_{fet}$ ), threshold voltage( $V_{th}$ ), sub-threshold swing voltage (*SS*), and on-current to the off-current ratio ( $I_{on}/I_{off}$ ).



**Figure 6.** Typical transfer characteristics of the *a*-IGZO-based thin-film transistors (TFTs) with gate dielectric (**a**) SiO<sub>2</sub>, (**b**) Si<sub>3</sub>N<sub>4</sub>, and (**c**) Ta<sub>2</sub>O<sub>5</sub> at different channel widths of 500, 1000, and 1500  $\mu$ m. The drain voltage was 1 V, and the right-hand side graph shows the characteristics of I<sub>d</sub><sup>1/2</sup> vs. voltage to determine the threshold voltages.

Tables 1–3 summarize the evaluated TFT performance parameters for each of the gate dielectric material systems used in this study. The drain to source voltage  $V_{ds}$  keeps a constant at 1 V for all samples. The capacitance density data have been derived for the three dielectric materials. The field effect mobility ( $\mu_{fet}$ ) at the saturated regime has been derived by the following equation:

$$u_{\text{fet}} = \frac{\left(\frac{d\sqrt{l}_{\text{ds}}}{dV_{\text{gs}}}\right)^2}{\frac{1}{2} C_{\text{ox}} \cdot \left(\frac{W}{L}\right) \cdot V_{\text{ds}}},\tag{1}$$

where *W* is the width and *L* is the length of TFT channel. The evaluated mobility  $\mu_{\text{fet}}$  using the three gate-insulting materials SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> is 27.9 cm<sup>2</sup>/V·s, 20.6 cm<sup>2</sup>/V·s, and 12.1 cm<sup>2</sup>/V·s, respectively, at the fixed channel width of 500 µm. The mobility has been extracted at agate voltage of 1.4~1.5 V. The evaluated data become 21.6 cm<sup>2</sup>/V·s, 13.5 cm<sup>2</sup>/V·s, and 6.4 cm<sup>2</sup>/V·s, respectively, at the channel width of 1000 µm and they are 13.5 cm<sup>2</sup>/V·s, 8.8 cm<sup>2</sup>/V·s, and 4.7 cm<sup>2</sup>/V·s at the fixed channel width of 1500 µm. It was immediately noted that the lower values in mobility were associated with the high-k dielectric Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub>-based *a*-IGZO TFTs. That was likely caused by the higher surface roughness of the as-deposited gate dielectric Si<sub>3</sub>N<sub>4</sub> (Rq 4.06 nm) and Ta<sub>2</sub>O<sub>5</sub> (Rq 4.11 nm) films. Nevertheless, the performances of *a*-IGZO TFTs could be further enhanced with special treatment by high temperature annealing or plasma surface modification. In discussion, the mobility was much more dependent on the surface roughness of the e-beam deposited gate dielectric, rather than the insulating

properties of film. It will be more necessary for a good high temperature annealing process to reduce the surface roughness before their use in *a*-IGZO TFTs application. On the other hand, the mobility of TFTs also depends on the channel width of TFTs for all dielectrics used in the study. The higher mobility can be achieved at lower channel dimension-based TFTs. The decreasing trend was observed for the three gate dielectric material systems.

Table 1. The performance parameters of *a*-IGZO TFTs with SiO<sub>2</sub> gate dielectric.

Width (µm)	$V_{\rm th}$ (V)	Ion/Ioff	SS (V/dec)	$\mu_{\rm fet}$ (cm <sup>2</sup> /V·s)
500	0.83	$2.9 imes10^7$	0.11	27.9
1000	0.85	$4.6 imes10^7$	0.11	21.6
1500	0.88	$8.1 imes10^7$	0.10	13.5

Table 2. The performance parameters of *a*-IGZO TFTs with Si<sub>3</sub>N<sub>4</sub> gate dielectric.

Width (µm)	$V_{\rm th}$ (V)	Ion/Ioff	SS (V/dec)	$\mu_{\rm fet}$ (cm <sup>2</sup> /V·s)
500	0.73	$1.5  imes 10^5$	0.15	20.6
1000	0.74	$2.1 imes10^6$	0.13	13.5
1500	0.75	$7.1  imes 10^6$	0.11	8.8

Table 3. The performance parameters of *a*-IGZO TFTs with Ta<sub>2</sub>O<sub>5</sub> gate dielectric.

Width (µm)	$V_{\rm th}$ (V)	$I_{\rm on}/I_{\rm off}$	SS (V/dec)	$\mu_{\rm fet}$ (cm <sup>2</sup> /V·s)
500	0.48	$7.1  imes 10^5$	0.14	12.1
1000	0.49	$2.1  imes 10^5$	0.11	6.4
1500	0.50	$1.6 imes10^6$	0.10	4.7

A high speed and low power operation are important for TFT applications. This characteristic could be evaluated by the sub-threshold swing voltage (*SS*) of *a*-IGZO TFTs. A smaller *SS* value suggests device stability, higher mobility, and lower interfacial trap charge density. The evaluated sub-threshold swing voltage *SS* that used the three gate insulting dielectrics SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> are 0.11 V/dec, 0.15 V/dec, and 0.14 V/dec, respectively, at the fixed channel width of 500 µm. The *SS* data become 0.11 V/dec, 0.13 V/dec, and 0.11 V/dec, respectively, at the channel width of 1000 µm, and 0.10 V/dec, 0.11 V/dec, and 0.10 V/dec at the channel width of 1500 µm. It was evidenced that the *SS* values are shown lower for the SiO<sub>2</sub>-based *a*-IGZO TFTs when compared with the Si<sub>3</sub>N<sub>4</sub>- and Ta<sub>2</sub>O<sub>5</sub>-based *a*-IGZO TFTs. The tendencies are similarly shown from the lower to higher sizes devices. This result suggested a better interface region in the SiO<sub>2</sub> gate dielectric and *a*-IGZO channel width of 1500 µm. The interfacial region could be enhanced with a trap charge density by introducing high-k dielectric Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub>. Additionally, the interfacial characteristics could be improved with bigger channel width sizes for high-k-based gate dielectrics.

The comparative performances of *a*-IGZO TFTs with the e-beam deposited gate dielectric SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> along the different channel width sizes were further investigated by evaluating the on-current to the off-current ratio. A significant variation was observed among all the *a*-IGZO TFTs with different gate dielectrics as well as different channel width sizes. The  $I_{on}/I_{off}$  ratios were  $2.9 \times 10^7$ ,  $1.5 \times 10^5$ , and  $7.1 \times 10^5$  for the SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> TFT devices, respectively, at the fixed channel width of 500 µm. They became  $4.6 \times 10^7$ ,  $2.1 \times 10^6$ , and  $2.1 \times 10^5$ , respectively, at the channel width of 1000 µm, and  $8.1 \times 10^7$ ,  $7.1 \times 10^6$ , and  $1.6 \times 10^6$  at the channel width of 1500 µm. They became dielectric Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub> compared to the SiO<sub>2</sub> samples. The noticeable variation in the off-current level and on-current level occurred. The lower off-current level or gate leakage current was achieved with an increased capacitance density corresponding to the

gate dielectrics, whereas the opposite phenomena were observed for the on-current level situation. The results clearly indicated that the as-deposited e-beam high-k Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub> films could not improve the performances of *a*-IGZO TFTs because of the higher surface roughness. An improved annealing process and/or plasma treatment is required to reduce the surface roughness. On the other hand, the on–off current level increased with increased channel width, because of the increase in parasitic resistance between the channel surface and the source–drain electrode. Still, the distribution of the off-current level along the different channel width was increased for the gate dielectric SiO<sub>2</sub>  $(10^{-12}-10^{-11})$ , Si<sub>3</sub>N<sub>4</sub>  $(10^{-11}-10^{-9})$  to Ta<sub>2</sub>O<sub>5</sub>  $(10^{-12}-10^{-9})$ . The wider scattering of the off-current level was likely caused by the increased surface roughness of Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub>.

It has been noted that the drain current dropped at high applied gate voltages for the low channel width TFTs. This is an indication of leakage current. The leakage current results are therefore derived and shown in Figure 7 for the three different channel widths of SiO<sub>2</sub>-based *a*-IGZO TFTs. The maximum gate leakage current was40.5 nA, 37.2 nA, and 20.8 nA at the gate voltage of 3V, in correspondence to the channel width of 500  $\mu$ m, 1000  $\mu$ m, and 1500  $\mu$ m, respectively. It was thus clearly evidenced that the TFT gate leakage current would be effectively decreased with increasing channel width/length (W/L) ratio.



Figure 7. Gate leakage current for the SiO<sub>2</sub>-based *a*-IGZO TFTs.

The threshold voltages were calculated from the extrapolation of the  $I_{ds}^{1/2}$  vs.  $V_{gs}$  transfer characteristic curves. The  $V_{\rm th}$  values were 0.83 V, 0.73 V, and 0.48 V for the gate dielectric SiO<sub>2</sub>,  $Si_3N_4$ , and  $Ta_2O_5$  samples, respectively, at the fixed channel width of 500  $\mu$ m. They became 0.85 V, 0.74 V, and 0.49 V, respectively, at the channel width of 1000  $\mu$ m, and 0.88 V, 0.75 V, and 0.50 V at the fixed channel width of 1500  $\mu$ m. The high-k dielectric Ta<sub>2</sub>O<sub>5</sub> and Si<sub>3</sub>N<sub>4</sub> were shown with lower threshold voltages than the SiO<sub>2</sub> for each of the fixed-channel-width *a*-IGZO TFTs. The lower power consumption application by the high-k-based a-IGZO TFTs would be more suitable than that by the SiO<sub>2</sub> gate dielectric. However, the threshold voltage was varied along the channel width sizes at the range of 0.05 V, 0.02 V, and 0.02 V, with the corresponding gate dielectric SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub>, respectively. It should be noted that the variation of the threshold voltage along the channel width decreased with the increase in the insulating properties of dielectrics. Thus, more stable a-IGZO TFTs could be achieve using the high-k gate dielectrics Ta<sub>2</sub>O<sub>5</sub> and Si<sub>3</sub>N<sub>4</sub>, instead of using SiO<sub>2</sub>. The threshold voltages decreased with an increased capacitance density of materials, rather than by the effect of surface roughness of gate dielectrics. The smaller variation in threshold voltages along the channel width suggested better TFT candidates with respect to stability and reliability testing. Thus, it becomes interesting to discuss the stress measurement characteristics.

The threshold voltage variation under positive bias stress (PBS) on different channel widths of 500  $\mu$ m and 1500  $\mu$ m with the e-beam deposited gate dielectric SiO<sub>2</sub>-, Si<sub>3</sub>N<sub>4</sub>-, and Ta<sub>2</sub>O<sub>5</sub>-based *a*-IGZO TFTs are displayed in Figure 8. The threshold voltage shifted towards a positive direction for all types of *a*-IGZO TFTs using the stress voltage of 3 V for 1000 s. However, the variation in the threshold voltage was much smaller for the high-k dielectric Ta<sub>2</sub>O<sub>5</sub> samples. The threshold voltage shifted more positively in the order of Ta<sub>2</sub>O<sub>5</sub>, Si<sub>3</sub>N<sub>4</sub>, and SiO<sub>2</sub> gate dielectric-based TFTs along the stress time. It should also be noted that the trapping charge density decreased with increasing the channel width of the TFTs, in accordance with the smaller threshold voltage shift for Ta<sub>2</sub>O<sub>5</sub> and Si<sub>3</sub>N<sub>4</sub> gate dielectric samples. The performances of the *a*-IGZO TFTs under a stress condition could be further improved with a suitable surface treatment process, such as a thermal annealing and plasma treatment process.



**Figure 8.** Change of threshold voltage variation under a positive bias stress (PBS) condition for 1000 s using gate dielectric SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> at different channel widths of 500  $\mu$ m and 1500  $\mu$ m. The positive stress voltage was +3 V.

The drain current variation under PBS on different channel widths of 500  $\mu$ m and 1500  $\mu$ m with the e-beam deposited gate dielectric SiO<sub>2</sub>-, Si<sub>3</sub>N<sub>4</sub>-, and Ta<sub>2</sub>O<sub>5</sub>-based *a*-IGZO TFTs is shown in Figure 9. The drain current decreased initially (0–100 s) with increasing the stress current, indicating the decreased on–off current ratio for all types of *a*-IGZO TFTs under a bias stress condition. The smaller variation of drain current was associated with the lower channel width size of 500  $\mu$ m for all gate dielectric TFTs. The variations were shown to be higher from SiO<sub>2</sub> to Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub>, or 0.64  $\mu$ A, 1.29  $\mu$ A, and 1.35  $\mu$ A, respectively. The results suggested that the quantitative value of the on–off current ratio could be decreased from SiO<sub>2</sub> to Si<sub>3</sub>N<sub>4</sub> and Ta<sub>2</sub>O<sub>5</sub> under PBS.

The comparative study among all the e-beam deposited gate dielectric materials  $SiO_2$ ,  $Si_3N_4$ , and  $Ta_2O_5$  exhibited potential performances in *a*-IGZO TFT application. However, the as-deposited  $SiO_2$  showed better basic performances in terms of mobility, current on–off ratio and sub-threshold voltages for all the dimension sizes. Nevertheless, its threshold voltage variation and threshold voltage shifting with a positive bias stress, along the channel width, was much bigger compared to those of e-beam deposited high-k gate dielectric  $Si_3N_4$  and  $Ta_2O_5$ . The reported performances of *a*-IGZO TFTs with high-k dielectric zirconium oxide (ZrO<sub>2</sub>) at different channel widths were shown to be similar to the present study, where only a negligible threshold voltage variation along the channel width size was observed [21]. That is why those high-k dielectrics could still be more useful in real applications with adequate surface treatments. In the meantime, the width dependent characteristics of *a*-IGZO TFTs under stress voltage may produce the drain current variation because of the generation of a parasitic transistor, as a result of the high electric field at the insulator corner due to smaller insulator thickness [22]. Moreover, the basic, as well as the reliability performances of  $Si_3N_4$ -and  $Ta_2O_5$ -based *a*-IGZO TFTs could be further improved using some surface treatment methods to reduce the surface roughness for future applications [12].



**Figure 9.** Drain current variation under a positive bias stress (PBS) condition for 1000 s with gate dielectric SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> at different channel widths of 500  $\mu$ m and 1500  $\mu$ m. The positive stress voltage was +3 V.

In addition, the output characteristics of the *a*-IGZO TFTs are shown in Figure 10 for the e-beam deposited gate dielectrics of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub>. The saturation drain current was decreased in the order of  $SiO_2$ ,  $Si_3N_4$ , and  $Ta_2O_5$ , at all the applied gate voltages in the range of drain voltage of 0 to 6 V with a step voltage of 1 V. All a-IGZO TFTs exhibited a good operation in the n-channel enhancement mode with a low drain current at zero gate voltage. The positive gate voltage enabled the production of electrons in the channel materials. It also exhibited clear pinch-off voltages and current saturation at the higher drain voltage. The drain current was observed to increase linearly with the drain voltage at a low gate voltage. This is in agreement with creating an ohmic contact of the source and drain. It has been proven that the TFTs met the standard field-effect transistor characteristics. Additionally, the decreased drain current at particular gate and drain voltages showed similar trends with the transfer characteristics of the *a*-IGZO TFTs with all three gate dielectrics along the channel width. The better ohmic contact achieved with gate dielectric SiO<sub>2</sub> was due to the good interface contact of source and drain with the channel material surface, because smoother surface provided a lower parasitic effect [17]. On the other hand, the non-idealities in the output characteristics and a slightly negative degradation or hump effect were observed between the pinch-off and saturation regions. This phenomenon became more prominent with Ta<sub>2</sub>O<sub>5</sub>-based *a*-IGZO TFTs, likely due to interfacial resistance between layers. An additional surface treatment process for the gate dielectric layer could reduce this effect and achieve better ohmic contact.



**Figure 10.** The output characteristics of the *a*-IGZO TFTs with different gate dielectric (**a**)  $SiO_2$ , (**b**)  $Si_3N_4$ , and (**c**)  $Ta_2O_5$  at channel width of 500  $\mu$ m. The gate voltage varied from 0 V to 3 V with an increased step voltage of 1 V.

#### 4. Conclusions

The performances of *a*-IGZO TFTs have been very much dependent upon the insulting properties of gate dielectric materials and the surface roughness. The e-beam as-deposited  $SiO_2$  presented the best basic electrical performances with a mobility of 27.7 cm<sup>2</sup>/V·s, 21.8 cm<sup>2</sup>/V·s, and 13.3 cm<sup>2</sup>/V·s along different channel width sizes of 500 µm, 1000 µm, and 1500 µm, respectively, because of the smoother surface properties. However, the reliability in terms of stress measurement revealed that the better stability with a smaller change in threshold voltage along the channel width should be achieved with an increased capacitance density of film, corresponding to the e-beam deposited gate dielectric  $Ta_2O_5$ . In addition, the results suggested that the low-cost, simple processing by an e-beam evaporator for depositing dielectric material SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and Ta<sub>2</sub>O<sub>5</sub> could be used to obtain high-performance a-IGZO TFT devices. Special treatment on the surface to reduce surface roughness can further enhance the insulating properties. The channel width-dependent electrical performances for all types of a-IGZO TFTs clarified the threshold voltage variation at the room-temperature fabrication process with the  $SiO_2$ gate dielectric. This phenomenon could be avoided by replacing with high-k dielectrics, such as  $Si_3N_4$ and Ta<sub>2</sub>O<sub>5</sub>, where threshold voltage variation is much smaller compared tothat of SiO<sub>2</sub>. Therefore, this investigation of channel width-dependent electrical properties with different gate dielectrics should be applied for future development to design higher-performance a-IGZO TFTs.

Author Contributions: Investigation, G.W. and A.S.; Resources, D.C. and J.C.; Writing-Original Draft Preparation, A.S.; Writing-Review & Editing, G.W.

**Funding:** This work was supported in part by the Ministry of Science and Technology under research grants MOST105-2221-E182-059-MY3, and the CGMH financial support of CMRPG2H0291 and CMRP246.

Conflicts of Interest: The authors declare no conflict of interest.

# References

- 1. Wang, J.L.; Yang, P.Y.; Juang, M.H.; Hsieh, T.Y.; Hwang, C.C.; Juan, C.P.; Lee, I.C. Zinc oxide thin-film transistors fabricated via low-temperature hydrothermal method. *Surf. Coat. Tech.* **2013**, *231*, 428–432. [CrossRef]
- 2. Martins, J.; Bahubalindruni, P.; Rovisco, A.; Kiazadeh, A.; Martins, R.; Fortunado, E.; Barquinha, P. Bias stress and temperature impact on InGaZnO TFTs and circuits. *Materials* **2017**, *10*, 680. [CrossRef] [PubMed]
- Sittinger, V.; Pflug, A.; Schulz, C.; Siemers, M.; Melzig, T.; Meyer, B.; Kronenberger, A.; Berghaus, J.O.; Bosscher, W.D. Growth condition of amorphous ZTO films from rotatable targets. *Surf. Coat. Tech.* 2015, 267, 75–80. [CrossRef]
- 4. Kim, K.S.; Ahn, C.H.; Kang, W.J.; Cho, S.W.; Jung, S.H.; Yoon, D.H.; Cho, H.K. An all oxide-based imperceptible thin-film transistor with humidity sensing properties. *Materials* **2017**, *10*, 530. [CrossRef] [PubMed]
- Wu, J.; Shi, J.; Dong, C.; Zou, Z.; Chen, Y.; Zhou, D.; Hu, Z.; Zhan, R. Effect of active layer deposition temperature on the performance of sputtered amorphous In–Ga–Zn–O thin film transistors. *J. Semiconductors* 2014, 35, 014003. [CrossRef]
- Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* 2004, 432, 488–492. [CrossRef] [PubMed]
- 7. Ohsawa, H.; Sasaki, S.; Hara, A. Controllability of self-aligned four-terminal planar embedded metal double-gate low-temperature polycrystalline-silicon thin-film transistors on a glass substrate. *Jpn. J. Appl. Phys.* **2016**, *55*, 03CC01. [CrossRef]
- 8. Lee, I.K.; Lee, S.W.; Gu, J.G.; Kim, K.S.; Cho, W.J. Comparative study of device performance and reliability in amorphous InGaZnO thin-film transistors with various high-k gate dielectrics. *Jpn. J. Appl. Phys.* **2013**, *52*, 06GE05. [CrossRef]
- 9. Chen, T.; Ishihara, R.; Beenakker, K. High quality SiO<sub>2</sub> deposited at 80°C by inductively coupled plasma enhanced CVD for flexible display application. *Electrochem. Solid St.* **2010**, *13*, J89–J91. [CrossRef]
- 10. Jun, S.I.; McKnight, T.E.; Melechko, A.V.; Simpson, M.L.; Rack, P.D. Characterisation of reactively sputtered silicon oxide for thin-film transistor fabrication. *Electron. Lett.* **2005**, *41*, 822–823. [CrossRef]
- 11. Hsu, C.M.; Tzou, W.C.; Yang, C.F.; Liou, Y.J. Investigation of the high mobility IGZO thin films by using co-sputtering method. *Materials* **2015**, *8*, 2769–2781. [CrossRef]
- 12. Hwang, Y.H.; Jeon, J.H; Seo, S.J.; Bae, B.S. Solution-processed, high performance aluminum indium oxide thin-film transistors fabricated at low temperature. *Electrochem. Solid St.* **2009**, *12*, H336–H339. [CrossRef]
- 13. Wu, G.M.; Sahoo, A.K.; Lin, J.Y. Effects of e-beam deposited gate dielectric layers with atmospheric pressure plasma treatment for IGZO thin-film transistors. *Surf. Coat. Tech.* **2016**, *306*, 151–158. [CrossRef]
- 14. Zheng, L.L.; Ma, Q.; Wang, Y.H.; Liu, W.J.; Ding, S.J.; Zhang, D.W. High-performance unannealed a-InGaZnO TFT with an atomic-layer-deposited SiO<sub>2</sub> insulator. *IEEE Electr. Device L.* **2016**, *37*, 743–746. [CrossRef]
- 15. Chiu, C.J.; Chang, S.P.; Chang, S.J. High-performance a-IGZO thin-film transistor using Ta<sub>2</sub>O<sub>5</sub> gate dielectric. *IEEE Electr. Device L.* **2010**, *31*, 1245–1247.
- 16. Qian, L.X.; Liu, X.Z.; Han, C.Y.; Lai, P.T. Improved performance of amorphous InGaZnO thin-film transistor with Ta<sub>2</sub>O<sub>5</sub> gate dielectric by using La incorporation. *IEEE T. Device. Mat. Re.* **2014**, *14*, 1056–1060. [CrossRef]
- 17. Lin, Y.H.; Chou, J.C. Interface study on amorphous indium gallium zinc oxide thin film transistors using high-k gate dielectric materials. *J. Nanomater.* **2015**, *2015*, 782786. [CrossRef]
- 18. Carter, C.B.; Norton, M.G. *Ceramic Materials: Science and Engineering*; Springer: New York, NY, USA; Heidelberg, Germany; Dordrecht, The Netherlands; London, UK, 2013; p. 644. ISBN 978-1-4614-3523-5.
- 19. Ali, S. Preparation, Characterization and Properties of Nitrogen Rich Glasses in Alkaline Earth-Si-O-N Systems. Doctoral Thesis, Department of Physical, Inorganic and Structural Chemistry, Stockholm University, Stockholm, Sweden, 2009.
- 20. Tauc, J.; Grigorovici, R.; Vancu, A. Optical properties and electronic structure of amorphous germanium. *Phys. Stat. Sol.* **1966**, *15*, 627–633. [CrossRef]

- 21. Lee, J.S.; Chang, S.; Koo, S.M.; Lee, S.Y. High-performance *a*-IGZO TFT with ZrO<sub>2</sub> gate dielectric fabricated at room temperature. *IEEE Electr. Device L.* **2010**, *31*, 225–227.
- Kim, Y.M.; Jeong, K.S.; Yun, H.J.; Yang, S.D.; Lee, S.Y.; Lee, H.D.; Lee, G.W. Electrical instabilities in amorphous InGaZnO thin film transistors with Si<sub>3</sub>N<sub>4</sub> and Si<sub>3</sub>N<sub>4</sub>/Al<sub>2</sub>O<sub>3</sub> gate dielectrics. *Jpn. J. Appl. Phys.* 2012, *51*, 09MF10. [CrossRef]



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).