

# SCIENTIFIC REPORTS



OPEN

## Electric-field-controlled interface dipole modulation for Si-based memory devices

Noriyuki Miyata


Various nonvolatile memory devices have been investigated to replace Si-based flash memories or emulate synaptic plasticity for next-generation neuromorphic computing. A crucial criterion to achieve low-cost high-density memory chips is material compatibility with conventional Si technologies. In this paper, we propose and demonstrate a new memory concept, interface dipole modulation (IDM) memory. IDM can be integrated as a Si field-effect transistor (FET) based memory device. The first demonstration of this concept employed a  $\text{HfO}_2/\text{Si}$  MOS capacitor where the interface monolayer (ML)  $\text{TiO}_2$  functions as a dipole modulator. However, this configuration is unsuitable for Si-FET-based devices due to its large interface state density ( $D_{it}$ ). Consequently, we propose, a multi-stacked amorphous  $\text{HfO}_2/1\text{-ML TiO}_2/\text{SiO}_2$  IDM structure to realize a low  $D_{it}$  and a wide memory window. Herein we describe the quasi-static and pulse response characteristics of multi-stacked IDM MOS capacitors and demonstrate flash-type and analog memory operations of an IDM FET device.

Emerging memory devices with various mechanisms have been investigated in an effort to replace Si-based NAND flash memories, which are the most common type of digital storage device, *e.g.*, resistive random access memories (ReRAMs), phase change memories (PCMs), ferroelectric tunnel junctions (FTJs), and ferroelectric field-effect transistors (FeFETs)<sup>1–8</sup>. The advantages of these new devices are a faster operation speed and a higher endurance than a conventional flash memory. Material compatibility with conventional Si device technologies provides a competitive advantage to realize mass production. In particular, Si metal-oxide semiconductor (MOS) FETs used for flash memories are promising building blocks as they provide a high-density three-dimensional memory-cell platform, which can reduce the development cost.

In a flash memory, the electric charge accumulated in the gate stack structure of the MOSFET is read out as the channel current. Similarly, FeFETs utilize the spontaneous polarization of a ferroelectric material integrated in the MOS structure. In particular, ferroelectric  $\text{HfO}_2$  is a promising material in terms of Si material compatibility because Hf-based gate oxides are employed in advanced Si complementary MOS devices<sup>7,8</sup>. Various elaborate methods have been proposed to fabricate orthorhombic  $\text{HfO}_2$  that acts as a ferroelectric, including doping with Zr, Si, Al, Y, Gd, La, or Sr, and controlling the thermal budget of pure  $\text{HfO}_2$  films<sup>9–12</sup>. Indeed, a flash-type memory operation of  $\text{HfO}_2$ -based FeFET arrays fabricated with an advanced Si-CMOS platform has been demonstrated<sup>8</sup>. Therefore, it is worthwhile to explore  $\text{HfO}_2$ -based memory materials that are compatible with Si CMOS technology.

Many recent studies have focused on the continuous conductance changes of memory devices because such a change should realize high-efficiency low-power neuromorphic computing<sup>13–17</sup>. The spike-timing-dependent plasticity (STDP) is the most common biological synaptic learning rule. In STDP, the synaptic weight varies with the time difference between presynaptic and postsynaptic neuron spikes. In electronic memory-based synapse devices, electrical pulses (*e.g.*, pulse number, voltage amplitude, width, and polarity) control the conductance change and are utilized to emulate the STDP behavior. As examples, the electric-field-controlled conductive filament in a ReRAM device, the thermally controlled amorphous/crystalline phase change in a PCM device, and the field-controlled ferroelectric domain growth in the FTJ and FeFET devices have been utilized for the STDP operation<sup>13–17</sup>. From the viewpoint of Si-MOS compatibility,  $\text{HfO}_2$ -FeFET devices are advantageous<sup>17</sup>, and the new memory device proposed in this paper has similar advantages.

National Institute of Advanced Industrial Science and Technology (AIST), Central 5, 1-1-1 Higashi, Tsukuba, Ibaraki, 305-8565, Japan. Correspondence and requests for materials should be addressed to N.M. (email: [nori.miyata@aist.go.jp](mailto:nori.miyata@aist.go.jp))



**Figure 1.** Interface dipole modulation (IDM) concept and experimental demonstration at the HfO<sub>2</sub>/Si interface. **(a)** Schematic illustration of dipole formation and IDM operation at the HfO<sub>2</sub>/Si interface. Large interface dipoles are observed from the HfO<sub>2</sub>/Si structures, which are reasonably explained by the bond polarity mechanism, from ref.<sup>29</sup>. The IDM operation utilizes this mechanism. Dipole strength changes due to the atomic displacement induced by the electric field. **(b)** Effect of the interface TiO<sub>2</sub> layer on the high-frequency capacitance-voltage (*C-V*) curves of the 5.5-nm-thick HfO<sub>2</sub>/Si MOS capacitors fabricated on n-type Si substrates. Double sweep measurements were performed in the voltage ranges between -1.0 V and the positive voltages shown in this figure. Counterclockwise hysteresis suggests that the IDM behavior appears for the HfO<sub>2</sub>/1-monolayer (ML) TiO<sub>2</sub>/Si structure. **(c)** Cyclic operation of the HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/Si IDM device under various voltage sweep conditions. **(d)** Retention characteristics of the HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/Si IDM device. Large and small capacitance states measured at +1.0 V are plotted as a function of time after applying a stress voltage.


Herein firstly, a new memory concept, interfacial dipole modulation (IDM) occurring at HfO<sub>2</sub>/Si and HfO<sub>2</sub>/SiO<sub>2</sub> interfaces, is explained and demonstrated. Then the flash-type memory operation and pulse-induced gradual current change of Si-FET-based IDM device are reported.

Controlling interfacial dipoles affects the interface band alignment and is indispensable in the development of semiconductor devices. Thus, dipole formation at a solid/solid interface is well researched. Numerous dipole formation mechanisms have been proposed for metal/semiconductor, semiconductor/semiconductor, and oxide/semiconductor interfaces. These mechanisms are roughly classified into two models: charge transfer due to the interface states and electric polarization of the interface chemical bonds<sup>18–22</sup>. Recently, the interface dipoles formed in HfO<sub>2</sub>-based stack structures are well studied because they are related to threshold voltage control of the HfO<sub>2</sub>/Si MOSFETs<sup>23–27</sup>. However, the dipole formation in the gate stack structures including the oxide/oxide interfaces is complicated compared to the above interfaces. As the simplest structure, we previously reported that a large dipole (>0.5 V) is formed at the HfO<sub>2</sub>/Si interface<sup>28</sup>, and proposed a bond polarity mechanism in which positive and negative alternating charged atoms produce a large potential difference between the HfO<sub>2</sub> and Si sides, as shown in Fig. 1a<sup>29,30</sup>. In this model, the polarizations of the interfacial Si-O and O-Hf bonds largely affect the total potential difference because these interface regions have small predicted local dielectric constants compared to Si and HfO<sub>2</sub>. This is easily predicted from microscopic dielectric responses based on the chemical gradient<sup>31</sup>. Thus, interface chemical bonding largely influences MOSFETs operations, depending on the strength of interface dipole<sup>32</sup>.

The IDM concept originates from the above dipole formation mechanism at the HfO<sub>2</sub>/Si interface. If the electric field induced by the gate voltage changes the position of the interface atoms, the interface dipole is supposed to be modulated (Fig. 1a). Since similar switchable interfacial metal-oxygen bonds have been predicted for metal/ferroelectric oxide interfaces using first principles calculations<sup>33</sup>, we expect that the IDM operation occurs at the HfO<sub>2</sub>/Si interface if an appropriate interface bonding is constructed. The IDM-integrated FET (IDM FET) is expected to behave like FeFET. However, the operation mechanism is completely different. Although switching of spontaneous polarization in a ferroelectric film is utilized in FeFETs, modulation of the dipoles induced in the atomic-scale interface region dominates IDM operation.

The double swept capacitance-voltage (*C-V*) trace of the conventional HfO<sub>2</sub>/Si MOS capacitor in Fig. 1b does not show any evidence of the IDM operation. A small clockwise hysteresis takes place, indicating charge trapping around the HfO<sub>2</sub>/Si interface<sup>34</sup>. Meanwhile, a counterclockwise hysteresis appears when a monolayer-thick TiO<sub>2</sub> is inserted at the HfO<sub>2</sub>/Si interface. A particularly large hysteresis (>0.5 V) occurs at the 1-ML TiO<sub>2</sub> interface. A counterclockwise hysteresis indicates charge movement inside the gate stack structure, that is, ferroelectric polarization inversion<sup>6</sup> or an IDM operation. Since the HfO<sub>2</sub> layer is amorphous (Supplementary Fig. S1a), the ferroelectric effect can be excluded.

The hysteresis width strongly depends on the insertion of monolayer TiO<sub>2</sub>. It may be reasonable to consider that some structural change of the interface TiO<sub>2</sub> produces a large potential change between the Si and HfO<sub>2</sub> sides. In this manuscript, we call the interface 1-ML TiO<sub>2</sub> a dipole modulator. The fundamental memory function, cyclic modulation, and two-states retention are obtained (Fig. 1c and d). The modulation width strongly depends on the sweep voltage range, and reaches about 0.7 V. This value is comparable to the intrinsic interface dipole observed for the HfO<sub>2</sub>/Si interface<sup>28–30</sup>. The long retention can exclude the effect of electron and/or hole




**Figure 2.** HfO<sub>2</sub>/SiO<sub>2</sub>-based IDM structures and C-V hysteresis curves. **(a and b)** Schematic illustration of single and multi-stacked HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> MOS structures. According to the IDM mechanism, the modulation by the TiO<sub>2</sub> modulators at two facing interfaces are superimposed and enhanced. **(c)** C-V curves observed from single and six-stacked IDM MOS capacitors fabricated on n-type Si substrates. The former consists of 3-nm-thick top HfO<sub>2</sub> and 10-nm-thick bottom SiO<sub>2</sub> layer, while the latter consists of 3.5-nm-thick top HfO<sub>2</sub>, 1.8-nm-thick inner SiO<sub>2</sub>, 1.8-nm-thick inner HfO<sub>2</sub>, and 10-nm-thick bottom SiO<sub>2</sub> layers. Small counterclockwise hysteresis appears in a single IDM structure and an obviously large hysteresis appears in the six-stacked IDM structure. **(d)** Transmission electron microscopy (TEM) image and electron diffraction (ED) pattern of the six-stacked IDM structure. These results indicate that all oxide layers are amorphous. Note that it is difficult to distinguish between SiO<sub>2</sub> and TiO<sub>2</sub> in the TEM image.

trapping around the interface because the typical interfacial-charge trapping shows a much shorter response<sup>34,35</sup>. On the other hand, the C-V curve for the 1-ML TiO<sub>2</sub> sample is stretched towards a positive bias, indicating that the interface state density ( $D_{it}$ ) is larger than that of non-TiO<sub>2</sub> interface. Actually,  $D_{it}$  of the HfO<sub>2</sub>/TiO<sub>2</sub>/Si IDM structure is estimated to be about  $2 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  around the mid-gap energy (Supplementary Fig. S2). This is easily predictable since an electrically switchable TiO<sub>2</sub> layer likely includes large amounts of unstable bonds. Thus, the HfO<sub>2</sub>/Si IDM structure is not suitable for FET-based memory devices.

We then explored HfO<sub>2</sub>/SiO<sub>2</sub>-based IDM structures to solve the interface state problem since inserting a SiO<sub>2</sub> layer should separate the charge traps created around the TiO<sub>2</sub> modulator from the Si surface. Experimental and theoretical studies have been conducted on dipole formation at HfO<sub>2</sub>/SiO<sub>2</sub> interfaces. The proposed mechanisms are somewhat complicated compared to those for metal/semiconductor, oxide/semiconductor interfaces, etc. However, most mechanisms for dipole formation at HfO<sub>2</sub>/SiO<sub>2</sub> interfaces are based on charge transfer occurring at the HfO<sub>2</sub>/SiO<sub>2</sub> interface such as an electronegativity effect around interfacial Hf-O-Si bonding and the movement of oxygen atoms<sup>24–27</sup>. Therefore, we expect an IDM operation in the HfO<sub>2</sub>/SiO<sub>2</sub> stack structure when some of the charged atoms around the HfO<sub>2</sub>/SiO<sub>2</sub> interface are moved by the gate bias. The HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> IDM structure (Fig. 2a) exhibits a hysteresis C-V curve without displaying stretched-out characteristics (Fig. 2c). Actually,  $D_{it}$  estimated for this MOS structure is comparable to that of conventional SiO<sub>2</sub>/Si interface ( $D_{it} < 1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  around the mid-gap energy, Supplementary Fig. S2c). The C-V curve shows a counterclockwise hysteresis as well as the features of the above HfO<sub>2</sub>/Si IDM structure. It is obvious that carrier injection from the Si substrate is not the origin of hysteresis. Meanwhile, carrier injection from the gate electrode, that is, carrier trapping by interface TiO<sub>2</sub> potentially results in a counterclockwise hysteresis. However, this mechanism should also be excluded because the hysteresis characteristic is independent of the thickness of the top HfO<sub>2</sub> layer, as explained below. On the other hand, the hysteresis window is obviously small (<0.2 V) and insufficient for memory applications. This probably originates with the difference in the intrinsic dipole strength; that is, the dipole of the HfO<sub>2</sub>/SiO<sub>2</sub> interface is reported to be smaller than that of the HfO<sub>2</sub>/Si interface<sup>26,28</sup>. One reason for this smaller dipole may be due to disordered chemical bonding at amorphous HfO<sub>2</sub>/SiO<sub>2</sub> interfaces.

Amorphous materials can be easily stacked (Fig. 2b). Thus, multi-TiO<sub>2</sub> modulators can be integrated in the same MOS structure. Here, we consider two types of IDM behavior: the upper-HfO<sub>2</sub>/lower-SiO<sub>2</sub> and the upper-SiO<sub>2</sub>/lower-HfO<sub>2</sub> interfaces. Under an electric field induced by a positive gate bias, the former and the latter dipoles are predicted to increase and decrease, respectively. Under the opposite electric field, the opposite dipole modulations occur. This means that the TiO<sub>2</sub> modulations occurring at two facing interfaces are superimposed and contribute to the enhanced memory window. In fact, a larger hysteresis is observed from the six-stacked HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> IDM structure (Fig. 2c). Thus, the multi-stacked IDM structure is preferable for memory application.




**Figure 3.** Hysteresis C-V characteristics of HfO<sub>2</sub>/SiO<sub>2</sub> IDM MOS capacitors. **(a)** C-V curves of the four-stacked IDM MOS capacitor consisting of 3.5-nm-thick top HfO<sub>2</sub>, 1.8-nm-thick inner SiO<sub>2</sub>, 1.8-nm-thick inner HfO<sub>2</sub>, and 10-nm-thick bottom SiO<sub>2</sub> layers. Double sweep measurements are performed at 5 kHz under weak light illumination. Sufficient electric fields for both positive and negative bias ranges are produced in the oxide layers. **(b)** Bias dependence of the flat-band voltage ( $V_{fb}$ ) observed from the four-stacked IDM MOS capacitor. Sample with a thin bottom SiO<sub>2</sub> layer (5.2 nm) exhibits a  $V_{fb}$  shift in the lower voltage range compared to a thick bottom SiO<sub>2</sub> layer (10 nm). This difference is almost canceled out in the electric field dependence (Supplementary Fig. 3a), suggesting that the IDM operation is a field driven process. **(c)** Dependence of the modulation width on electric field. Modulation width ( $\Delta V$ ) is the difference between the  $V_{fb}$  values of the forward and backward voltage sweeps. **(d)** Dependence of the saturation modulation width,  $\Delta V_{sat}$ , on the number of IDM layers. The TiO<sub>2</sub> modulator has an ability to modulate the interface dipole by 0.32 V. **(e)** Dipole modulation width of a single IDM structure as a function of HfO<sub>2</sub> thickness. Initial  $V_{fb}$ , maximum  $V_{fb}$ , and minimum  $V_{fb}$  values are not affected by the top HfO<sub>2</sub> thickness ( $t_{HfO_2}$ ). This result suggests that the change in the interface dipole dominates the observed voltage shifts.

The transmission electron microscopy (TEM) image and electron diffraction pattern (Fig. 2d) exhibit that the HfO<sub>2</sub> layers are amorphous. Therefore, the effect of ferroelectric HfO<sub>2</sub> can also be eliminated, even for a multi-stack HfO<sub>2</sub>/SiO<sub>2</sub> IDM structure. In general, the formation of a ferroelectric HfO<sub>2</sub> film requires annealing at a temperature above 450 °C and the thinnest HfO<sub>2</sub> film employed in their experiments is 5 nm<sup>7-12,17,36,37</sup>. The annealing temperature of the six-stacked IDM structure shown in Fig. 2d is 350 °C, and the thickness of internal HfO<sub>2</sub> layer is 1.8 nm. It was reported that HfO<sub>2</sub> crystallization hardly occurs when the film thickness becomes thin<sup>38</sup>. Thus, we can reasonably conclude that our IDM structure does not include crystalline HfO<sub>2</sub>. In addition, the memory window of the single HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> IDM structure is independent of the HfO<sub>2</sub> film thickness, as mentioned below. This means that, rather than bulk HfO<sub>2</sub> (*i.e.*, a ferroelectric effect), the interface is a major component in the IDM operation. On the other hand, the HfO<sub>2</sub>/SiO<sub>2</sub> interface shown in the TEM image has atomic-scale roughness, indicating that various bonding configurations probably exist at this interface. In the IDM operation, the charge displacement component perpendicular to the interface is considered to contribute to the potential change. The atomically rough interface is probably disadvantageous for the IDM operation. Consequently, if an atomically abrupt interface is formed, the memory window should be further enhanced.


The hysteresis C-V curves show that the voltage shift in the forward sweep is smaller than that in the backward sweep (Fig. 2c). This tendency is mainly due to the depletion of minority carriers in the negative voltage range. That is, the Si depletion layer prevents the generation of a sufficient electric field in the oxide layers. To investigate the IDM behavior in both polarity ranges, lower-frequency C-V curves were measured under a weak light illumination, which generates sufficient minority carriers. Approximately symmetric shifts of the flat-band voltage ( $V_{fb}$ ) are observed for both polarities (Fig. 3a and b).

In the case of backward sweeping (*i.e.*, after positive bias stress), the turn-back behavior is recognized for the thinner bottom SiO<sub>2</sub> sample, suggesting that electron injection from Si into the IDM structure through the bottom SiO<sub>2</sub> layer occurs similar to a flash memory<sup>39</sup>. The  $V_{fb}$  shift of the thinner bottom SiO<sub>2</sub> sample occurs in the lower voltage region compared to the thicker bottom SiO<sub>2</sub> sample. However, the plot as a function of the electric field agrees well with the observations (Supplementary Fig. S3a). Various IDM structures with different bottom SiO<sub>2</sub> layers (5–10 nm) show consistent electric-field dependences (Fig. 3c). This result suggests that the dipole





**Figure 4.** Pulse response characteristics of the four-stacked  $\text{HfO}_2/\text{SiO}_2$  IDM MOS capacitor. IDM MOS capacitor consists of 3.5-nm-thick top  $\text{HfO}_2$ , 1.8-nm-thick inner  $\text{SiO}_2$ , 1.8-nm-thick inner  $\text{HfO}_2$ , and 5-nm-thick bottom  $\text{SiO}_2$  layers. (a)  $V_{fb}$  shift with various pulse widths and pulse voltage of +4.0 V. The plotted  $\delta V_{fb}$  values show the voltage shifts from the initial  $V_{fb}$ . (b)  $V_{fb}$  shifts with various pulse voltages and a pulse width of 200 nsec. Dotted lines in Fig. 4a,b show the fitting curves based on the random bond breakage/repair model. (c) Reaction rate ( $k$ ) as functions of electric field and pulse width.



**Figure 5.** Operation of six-stacked  $\text{HfO}_2/\text{SiO}_2$  IDM FET. IDM FET consists of 3.5-nm-thick top  $\text{HfO}_2$ , 1.8-nm-thick inner  $\text{SiO}_2$ , 1.8-nm-thick inner  $\text{HfO}_2$ , and 5-nm-thick bottom  $\text{SiO}_2$  layers. (a) Drain current vs. gate voltage ( $I_d - V_g$ ). The drain current of the IDM FET were measured at  $V_{ds} = 0.3$  V in various gate voltage ranges:  $-1$  V  $\rightleftharpoons$   $+2$  V,  $-2$  V  $\rightleftharpoons$   $+3$  V,  $-3$  V  $\rightleftharpoons$   $+4$  V, and  $-4$  V  $\rightleftharpoons$   $+5$  V. (b) Cyclic switching characteristics. Small and large  $I_d$  states are switched by alternatively applying 100- $\mu$ sec pulses at +5.2 V and  $-4.6$  V. (c) Pulse-induced continuous current change. Drain current is monitored at  $V_{ds} = +0.3$  V and  $V_g = +0.3$  V by applying 1- $\mu$ sec pulses with various gate voltages. Interface dipoles hardly respond to low absolute voltage pulses ( $-2.5$  V  $< V_{pulse} < +3.5$  V) and become sensitive to the increase in the absolute voltage outside this range.

modulation is an electric field driven phenomenon. The saturated hysteresis in the high electric field region (*i.e.*, the maximum modulation width) is roughly proportional to the number of IDM layers, assuming the average estimated modulation capability of a single IDM layer is 0.32 V.

It is worth describing the behavior of a single IDM structure to understand the observed hysteresis characteristics. The initial  $V_{fb}$  values, which were measured before applying a high electric field, are almost independent of the top  $\text{HfO}_2$  thickness (Fig. 3e). Compared to the ideal  $V_{fb}$  value estimated from the work function difference between Si and the Ir gate metal [ $\Phi_{MS}$  (V)], a negative voltage shift takes place. Here we ignore the fixed charges and dipoles in the bottom  $\text{SiO}_2/\text{Si}$  structure according to the previous studies<sup>28–30</sup>. For simplicity, we assume two types of charges at the  $\text{HfO}_2/1\text{ML-TiO}_2/\text{SiO}_2$  interfaces: a positive sheet charge [ $S_f$  ( $\text{cm}^{-2}$ )] and a dipole layer with a negative sheet charge on the  $\text{HfO}_2$  side and positive on the  $\text{SiO}_2$  side [ $\Phi_D$  (V)]. The dependence of  $V_{fb}$  on  $\text{HfO}_2$  thickness  $t_{\text{HfO}_2}$  (nm)] is expressed as<sup>28,40</sup>

$$V_{FB} = \Phi_{MS} - \frac{qS_t t_{HfO_2}}{\epsilon_{HfO_2}} - \Phi_D, \quad (1)$$

where  $\epsilon_{HfO_2}$  is the dielectric constant of the HfO<sub>2</sub> layer. Equation (1) indicates that  $V_{fb}$  should be proportional to the HfO<sub>2</sub> thickness when the unipolar charges dominate the voltage shifts, as shown by the dashed line in Fig. 3e. The observed  $t_{HfO_2}$  dependence implies that the initial voltage shift is dominated by the interface dipole. The estimated initial dipole strength is about 0.47 V, which is slightly larger than that of the HfO<sub>2</sub>/SiO<sub>2</sub> interface<sup>26,28</sup>. The maximum and minimum  $V_{fb}$  shifts after applying a high electric field are independent of the HfO<sub>2</sub> thickness, suggesting that the observed field-induced voltage shift is due to the change in dipole strength. It is concluded that the interface dipole in the HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> IDM system of 0.47 V is modulated by about  $\pm 0.16$  V.

The pulse response is an important characteristic when discussing the modulation mechanism as well as when applying it to memory and synaptic devices. In this study, we examined the pulse-induced  $V_{fb}$  shift using a repetitive sequence of the  $C-V$  measurement and pulse application (Fig. 4a, inset). Since the six-stacked IDM structure shows a slightly larger charge trapping effect under a high electric field (Fig. 3c), the four-stacked IDM structure was investigated to examine the IDM pulse response. Figure 4a and b exhibit the strong dependence of the voltage shift on the pulse width [ $t_{pulse}$  (sec)] and the pulse voltage [ $V_{pulse}$  (V)].

A promising IDM mechanism is the electric-field-induced breakage/repair of the interfacial Ti-O bonds. More simplistically, the bistable switchable state between the broken Ti-O and the repaired Ti-O bonds can be assumed. In other words, the Ti coordination number changes due to the electric field (*e.g.*, between the five-fold and four-fold Ti atom). The thermochemical theory proposed for the breakage of Si-O bonds<sup>41,42</sup> is a sophisticated expression to explain the electric-field-induced bond breakage. The reaction rate,  $k$  (s<sup>-1</sup>), under the electric field,  $E$  (V/cm), is given by

$$k = \nu_0 \exp\left(-\frac{\Delta H_0^* - p_{eff} E}{k_B T}\right), \quad (2)$$

where  $\nu_0$  is the molecular vibrational frequency, which is generally on the order of  $\sim 10^{13}$  (s<sup>-1</sup>).  $T$  and  $k_B$  are the temperature (K) and Boltzmann's constant, respectively. Zero-field activation energy [ $\Delta H_0$  (eV)] exponentially decreases the reaction rate, while the effective dipole moment [ $p_{eff}$  (eÅ)] dominates the electric-field dependence. Hence, these two parameters can be separately deduced from the field dependence of the reaction rate, as described below.

At an actual IDM interface, the large amount of Ti-O bonds ( $\sim 10^{14}$  cm<sup>-2</sup>) contributes to the modulation. In this discussion, we assume the simplest kinetics where the bond breakage/repair process proceeds randomly. This means that the nucleation and domain growth, which are general polarization switching kinetics in ferroelectric films, are neglected<sup>43-45</sup>. The total amount of bonds,  $\theta$  (cm<sup>-2</sup>), which suffer from the breakage/repair process from 0 seconds to the specific time,  $t$  (sec), follows the rate equation:  $d\theta/dt = (1 - \theta) \cdot k$ . Thus, the amount of switched bonds can be given by  $\theta(t) = 1 - \exp(-k \cdot t)$ . After applying a suitable electric field for a sufficient time,  $\delta V_{fb}$  reaches the saturated voltage [ $\delta V_{sat}$  (V)]. The measured time dependence should be expressed as  $\delta V_{fb}(t) = \delta V_{sat} \cdot [1 - \exp(-k \cdot t)]$ . This equation has a good consistency with the measured data, and the reaction rate can be deduced as shown by Fig. 4c.

Significant change is not recognized from the pulse-width dependence shown in Fig. 4c, which suggests that the effect of different time-dependent phenomena such as trap and dipole loss responses<sup>34,35</sup> are not significant in this pulse-width range. From the field dependence shown in Fig. 4c,  $\Delta H_0$  and  $p_{eff}$  are estimated to be 0.72 eV and 4.6 eÅ, respectively. These parameters are within an acceptable range. For example, the reported bond breakage of O-Si≡O<sub>3</sub> tetragonal molecules in silica is  $\Delta H_0 = 1-2$  eV and  $p_{eff} = 7-13$  eÅ, depending on the charge trapping, bond distortion, and the defective structure<sup>41,42</sup>. It has also been reported that Hf-O bond breakage in HfO<sub>2</sub> shows  $\Delta H_0 = 4.6$  eV<sup>46</sup>. Obviously,  $\Delta H_0$  of the IDM operation is smaller than those of Si-O and Hf-O bond breakages. In addition, the reported breakdown field ( $E_{bd}$ ) of TiO<sub>2</sub> is 1-2.5 MV/cm, which is smaller than either SiO<sub>2</sub> (15 MV/cm) and HfO<sub>2</sub> (6.7 MV/cm)<sup>42,46,47</sup>. Therefore, we can reasonably consider that the Ti-O bond in the IDM layer is easily broken compared to the Si-O and Hf-O bonds. The displacement of the charged Ti and O atoms associated with the Ti-O bond breakage likely alters the interface dipole of the HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> structure, as described for HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/Si structure in Fig. 1a. In the amorphous HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> structure, various Ti-O bonding configurations may contribute to the IDM operation because such an operation occurs at the amorphous atomically rough interface. However, more elaborate studies are necessary to assign detailed structural changes.

An appropriate hysteresis is observed in the  $I_d - V_g$  curve of the FET device with six-stacked HfO<sub>2</sub>/SiO<sub>2</sub> IDM structure (Fig. 5a), demonstrating that the IDM phenomena can be read as the channel current. The endurance characteristics observed by alternately applying positive and negative bias pulses show good cyclic switching of 10<sup>5</sup> and a large current difference of about 10<sup>5</sup>. However, this memory performance has yet to reach a level to be competitive with advanced HfO<sub>2</sub> FeFET and two-terminal resistance change devices<sup>3-8,48,49</sup>. In particular, the large operation voltage is a serious issue.

We consider that scaling of the equivalent oxide thickness (EOT) is indispensable to suppress the operating voltage because the current multi-stack IDM gate is not optimized in terms of the EOT scaling. Below are prospective ideas for the EOT scaling. (1) Bottom dielectric layer: the 5-10-nm thick SiO<sub>2</sub> bottom layer is employed in the current IDM structures. A thin HfO<sub>2</sub> layer should be effective, provided that a low  $D_{it}$  can be maintained. (2) Scaling of inner dielectric layers: the current multi-stack IDM structure employs 1.8-nm thick HfO<sub>2</sub> and SiO<sub>2</sub> layers. Thinning these layers is possible and effective, but the interface abruptness should be simultaneously improved. (3) Material selection of IDM dielectrics: the IDM structure using dipoles induced at high- $k$ /high- $k$

interfaces is advantageous compared to the current low-dielectric-constant SiO<sub>2</sub>/HfO<sub>2</sub> interface. We expect to realize low-voltage IDM operations using (1)–(3).

Furthermore, we would like to mention an issue with the multi-stack IDM structure, which is shown in Fig. S3c. The retention characteristics are degraded more than the HfO<sub>2</sub>/Si IDM structure (Fig. 1d). The depolarization field and the carrier traps are considered to be the major causes<sup>50,51</sup>. For the latter, further studies on the oxide material selection and formation method to eliminate the defects in multi-stack oxide structure are necessary.

The pulse-induced current change was investigated as an application to synaptic devices (Fig. 5c). The current is approximately constant at pulse voltages between  $-2.5$  V and  $+3.5$  V. Outside this range the current change becomes large as the absolute pulse voltage increases. This behavior can be easily understood by the above thermochemical mechanism represented by Eq. (2). An important feature of this mechanism is the threshold voltage, which is an important function in the STDP operation<sup>16,52</sup>. Furthermore, these current changes can be roughly predicted by the above random bond breakage/repair model, which is advantageous in designing synaptic device. STDP operations based on a similar three-terminal FeFET devices have been reported, where the current can be controlled gradually by rectangular or triangular pulses<sup>17,53</sup>. We expect that the STDP operation of IDM FET device can be realized in a similar manner.

In conclusion, the concept of an IDM memory is proposed and demonstrated using HfO<sub>2</sub>-based gate stacks of Si MOS devices. In this demonstration, the 1-ML TiO<sub>2</sub> modulator inserted at HfO<sub>2</sub>/Si and HfO<sub>2</sub>/SiO<sub>2</sub> interfaces plays a major role. The electrical characteristics of multi-stacked HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/SiO<sub>2</sub> IDM MOS capacitors are investigated in detail because this IDM structure is preferable for Si-FET-based flash memory devices. After fabricating the multi-stacked IDM FET device, its switching operation and pulse-induced current change are presented.

## Methods

**Oxide deposition.** HfO<sub>2</sub>, SiO<sub>2</sub>, and TiO<sub>2</sub> films were deposited via an ultra-high vacuum evaporation system<sup>30</sup>. Metallic Hf, Si, and Ti were evaporated in oxygen pressure without heating Si substrate. After the formation of HfO<sub>2</sub>/TiO<sub>2</sub>/Si and HfO<sub>2</sub>/TiO<sub>2</sub>/SiO<sub>2</sub>/Si IDM structures, post-deposition annealing was performed at 350–400 °C for 1 min. The x-ray photoelectron spectroscopy confirmed that almost stoichiometric amounts of HfO<sub>2</sub>, SiO<sub>2</sub>, and TiO<sub>2</sub> were deposited on the substrates by this method. In particular, this evaporation method allows the HfO<sub>2</sub>/Si interface with a monolayer thickness to be controlled<sup>28–30,32</sup> and is indispensable to prepare the HfO<sub>2</sub>/1-ML TiO<sub>2</sub>/Si structure, which was employed in the first demonstration of the IDM concept.

**MOS and FET fabrication.** The MOS capacitors were prepared on n-type or p-type Si(100) substrates. The bottom SiO<sub>2</sub> layers were grown by thermal oxidation of Si substrates. SiO<sub>2</sub> layers with thicknesses between 5–10 nm were fabricated by hydrofluoric acid etching. For the single IDM structures, top HfO<sub>2</sub> layers of varying thicknesses between 2–6 nm were deposited. For the multi-stack IDM structures, 1.8-nm-thick inner HfO<sub>2</sub>, 1.8-nm-thick inner SiO<sub>2</sub>, and 3.5-nm-thick top HfO<sub>2</sub> layers were deposited. Ir films were deposited on the oxide layers, and the Ir electrodes (100 × 100 μm) were fabricated by a lithography technique. The MOS FET devices (L<sub>g</sub> = 1 μm and W = 100 μm) were fabricated by the so-called gate last processes<sup>32</sup>. First, the source/drain regions were fabricated on p-type Si(100) substrates. Second, multi-stack IDM structures with the same thick layers as the above MOS capacitors were fabricated. Finally, the Ir gate electrodes were fabricated by the same method used to prepare the MOS capacitors.

**C-V measurements and analyses.** The high-frequency C-V curves were measured at 1 MHz with a gate voltage sweep from a negative to a positive bias, and then immediately swept in the opposite direction. The lower-frequency C-V curves were measured at 5 kHz under weak light irradiation. The flat-band voltage (V<sub>fb</sub>) was determined by fitting with the ideal C-V curve (Fig. 3a). It is difficult to adopt the same method to the C-V curves of HfO<sub>2</sub>/Si IDM MOS capacitors due to the large stretched characteristics. Figure 1c plots the relative voltage shifts determined by the flat-band capacitor<sup>34,35</sup>. The maximum and minimum electric fields were estimated from the measured maximum capacitances in the accumulation and inversion ranges, respectively.

**Pulse response measurements.** First, a gate voltage of  $-4$  V was applied as an initialization, shifting V<sub>fb</sub> to the positive bias direction. Second, 100-times cyclic C-V measurements were performed at 1 MHz in the range from  $-0.4$  V to  $+0.7$  V. After this process, V<sub>fb</sub> was stabilized between 0.35–0.45 V, which is the stable state under these C-V measurement conditions, and is defined as the initial V<sub>fb</sub> (t = 0). Finally, the cyclic sequence of the C-V measurement under the same conditions and pulse application was performed (Fig. 4a, inset). The pulse electric field was determined for the initial state by using an ideal MOS C-V curve.

## References

1. Meena, J.-S., Sze, S.-M., Chand, U. & Tseng, T.-Y. Overview of emerging nonvolatile memory technologies. *Nanoscale Res. Lett.* **9**, 526 (2014).
2. Wong, H. S. P. & Salahuddin, S. Memory leads the way to better computing. *Nat. Nanotechnol.* **10**, 191–194 (2015).
3. Kim, K. M., Jeong, D. S. & Hwang, C. S. Nanofilamentary resistive switching in binary oxide system; a review on the present status and outlook. *Nanotechnology* **22**, 254002 (2011).
4. Wong, H. *et al.* Phase change memory. *Proc. IEEE* **98**, 2201–2227 (2010).
5. Garcia, V. & Bibes, M. Ferroelectric tunnel junctions for information storage and processing. *Nat. Commun.* **5**, 4289 (2014).
6. Setter, N. *et al.* Ferroelectric thin films: Review of materials, properties, and applications. *J. Appl. Phys.* **100**, 051606 (2006).
7. Müller, J., Polakowski, P., Mueller, S. & Mikolajick, T. Ferroelectric Hafnium Oxide Based Materials and Devices: Assessment of Current Status and Future Prospects. *ECS Journal of Solid State Science and Technology* **4**, N30–N35 (2015).
8. Trentzsch, M. *et al.* A 28 nm HKMG super low power embedded NVM technology based on ferroelectric FETs, IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, pp. 11.5.1–11.5.4 (2016).

9. Böschke, T. S. *et al.* Phase transitions in ferroelectric silicon doped hafnium oxide. *Appl. Phys. Lett.* **99**, 112904 (2011).
10. Schroeder, U. *et al.* Impact of different dopants on the switching properties of ferroelectric hafnium oxide. *Jpn. J. Appl. Phys.* **53**, 08LE02 (2014).
11. Müller, J. *et al.* Ferroelectricity in simple binary ZrO<sub>2</sub> and HfO<sub>2</sub>. *Nano Lett.* **12**, 4318–4323 (2012).
12. Polakowski, P. & Müller, J. Ferroelectricity in undoped hafnium oxide. *Appl. Phys. Lett.* **106**, 232905 (2015).
13. Yang, J. J., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. *Nature Nanotech.* **8**, 13–24 (2013).
14. Prezioso, M. *et al.* Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **521**, 61–64 (2015).
15. Kuzum, D., Jeyasingh, R. G. D., Lee, B. & Wong, H. S. P. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. *Nano Lett.* **12**, 2179–2186 (2012).
16. Boyu, S. *et al.* Learning through ferroelectric domain dynamics in solid-state synapses. *Nat. Commun.* **8**, 14736 (2017).
17. Mulaosmanovic, H. *et al.* Novel ferroelectric FET based synapse for neuromorphic systems, Symposium on VLSI Technology, Kyoto, Japan, pp. T176–T177 (2017).
18. Bardeen, J. Surface States and Rectification at a Metal Semi-Conductor Contact. *Phys. Rev.* **71**, 717 (1947).
19. Tersoff, J. Theory of semiconductor heterojunctions: The role of quantum dipoles. *Phys. Rev. B* **30**, 4874–4877 (1984).
20. Tung, R. T. Formation of an electric dipole at metal-semiconductor interfaces. *Phys. Rev. B* **64**, 205310 (2001).
21. McKee, R. A., Walker, F. J., Nardelli, M. B., Shelton, W. A. & Stocks, G. M. The Interface Phase and the Schottky Barrier for a Crystalline Dielectric on Silicon. *Science* **300**, 1726 (2003).
22. Mönch, W. On the electric-dipole contribution to the valence-band offsets in semiconductor-oxide heterostructures. *Appl. Phys. Lett.* **91**, 042117 (2007).
23. Choi, J. H., Mao, Y. & Chang, J. P. Development of hafnium based high-k materials: A review. *Materials Science and Engineering: R: Reports* **72**, 97–136 (2011).
24. Sharia, O., Demkov, A. A., Bersuker, G. & Lee, B. H. Theoretical study of the insulator/insulator interface: Band alignment at the SiO<sub>2</sub>/HfO<sub>2</sub> junction. *Phys. Rev. B* **75**, 035306 (2007).
25. Kirsch, P. D. *et al.* Dipole model explaining high-k/metal gate field effect transistor threshold voltage tuning. *Appl. Phys. Lett.* **92**, 092901 (2008).
26. Kita, K. & Toriumi, A. Origin of electric dipoles formed at high-k/SiO<sub>2</sub> interface. *Appl. Phys. Lett.* **94**, 132902 (2009).
27. Lin, L. & Robertson, J. Atomic mechanism of electric dipole formed at high-K: SiO<sub>2</sub> interface. *J. Appl. Phys.* **109**, 094502 (2011).
28. Abe, Y., Miyata, N., Shiraki, Y. & Yasuda, T. Dipole formation at direct-contact HfO<sub>2</sub>/Si interface. *Appl. Phys. Lett.* **90**, 172906 (2007).
29. Miyata, N., Yasuda, T. & Abe, Y. Kelvin probe study on formation of electric dipole at direct-contact HfO<sub>2</sub>/Si interfaces. *J. Appl. Phys.* **110**, 074115 (2011).
30. Miyata, N. Study of Direct-Contact HfO<sub>2</sub>/Si Interfaces. *Materials* **5**, 512–527 (2012).
31. Giustino, F., Umari, P. & Pasquarello, A. Dielectric Discontinuity at Interfaces in the Atomic-Scale Limit: Permittivity of Ultrathin Oxide Films on Silicon. *Phys. Rev. Lett.* **91**, 267601 (2003).
32. Miyata, N., Ishii, H., Itatani, T. & Yasuda, T. Electron Mobility Degradation and Interface Dipole Formation in Direct-Contact HfO<sub>2</sub>/Si Metal–Oxide–Semiconductor Field-Effect Transistors. *Appl. Phys. Express* **4**, 101101 (2011).
33. Stengel, M., Vanderbilt, D. & Spaldin, N. A. Enhancement of ferroelectricity at metal–oxide interfaces. *Nature Mater.* **8**, 392–397 (2009).
34. Sze, S. M. *Semiconductor Devices: Physics and Technology*. New York: Wiley (1985).
35. Nicollian, E. H. & Brews, J. R. *MOS (metal oxide semiconductor) Physics and Technology* Wiley-Interscience Publication (1982).
36. Fan, Z., Chen, J. & Wang, J. Ferroelectric HfO<sub>2</sub>-based materials for next-generation ferroelectric memories. *J. Adv. Dielect.* **06**, 1630003 (2016).
37. Hoffmann, M. *et al.* Stabilizing the ferroelectric phase in doped hafnium oxide. *J. Appl. Phys.* **118**, 072006 (2015).
38. Gusev, E. P., Cabral, C. Jr., Copel, M., D’Emic, C. & Gribelyuk, M. Ultrathin HfO<sub>2</sub> films grown on silicon by atomic layer deposition for advanced gate dielectrics applications. *Microelectronic Engineering* **69**, 145–151 (2003).
39. Yurchuk, E. *et al.* Charge-trapping phenomena in HfO<sub>2</sub>-based FeFET-type nonvolatile memories. *IEEE Trans. Electron Devices* **63**, 3501–3507 (2016).
40. Hickmott, T. W. Dipole layers at the metal-SiO<sub>2</sub> interface. *J. Appl. Phys.* **51**, 4169 (1980).
41. McPherson, J. W. Determination of the nature of molecular bonding in silica from time-dependent dielectric breakdown data. *J. Appl. Phys.* **95**, 8101 (2004).
42. McPherson, J. W. Extended Mie-Grüneisen molecular model for time dependent dielectric breakdown in silica detailing the critical roles of O–Si≡O<sub>3</sub> tetragonal bonding, stretched bonds, hole capture, and hydrogen release. *J. Appl. Phys.* **99**, 083501 (2006).
43. Gruverman, A. *et al.* Direct studies of domain switching dynamics in thin film ferroelectric capacitors. *Appl. Phys. Lett.* **87**, 082902 (2005).
44. Shin, Y.-H., Grinberg, I., Chen, I.-W. & Rappe, A. M. Nucleation and growth mechanism of ferroelectric domain-wall motion. *Nature* **449**, 881–884 (2007).
45. Xu, R. *et al.* Ferroelectric polarization reversal via successive ferroelastic transitions. *Nat. Mater.* **14**, 79–86 (2015).
46. Padovani, A., Larcher, L., Bersuker, G. & Pavan, P. Charge Transport and Degradation in HfO<sub>2</sub> and HfO<sub>x</sub> Dielectrics. *IEEE Electron Dev. Lett.* **34**, 680–682 (2013).
47. McPherson, J., Kim, J.-Y., Shanware, A. & Mogul, H. Thermochemical description of dielectric breakdown in high dielectric constant materials. *Appl. Phys. Lett.* **82**, 2121–2123 (2003).
48. Lee, M.-J. *et al.* A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>2-x</sub> bilayer structures. *Nat. Mater.* **10**, 625–630 (2011).
49. Nukala, P., Lin, C.-C., Composto, R. & Agarwal, R. Ultralow-power switching via defect engineering in germanium telluride phase-change memory devices. *Nat. Commun.* **7**, 10482 (2016).
50. Ma, T. P. & Han, J.-P. Why is Nonvolatile Ferroelectric Memory Field-Effect Transistor Still Elusive? *IEEE Electron Device Lett.* **23**, 386–388 (2002).
51. Hoffman, J. *et al.* Ferroelectric field effect transistors for memory applications. *Adv. Mater.* **22**, 2957–2961 (2010).
52. Gupta, I. *et al.* Real-time encoding and compression of neuronal spikes by metal-oxide memristors. *Nat. Commun.* **7**, 12805 (2016).
53. Nishitani, Y., Kaneko, Y., Ueda, M., Morie, T. & Fujii, E. Three-terminal ferroelectric synapse device with concurrent learning function for artificial neural networks. *J. Appl. Phys.* **111**, 124108 (2012).

## Acknowledgements

This work was supported by JSPS KAKENHI Grant Number 16H02335. Part of the FET fabrication was conducted at the AIST Nano-Processing Facility (AIST-NPF). The author thanks K. Sumita (National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan) for her help with device fabrication. The author also thanks H. Nohira (Tokyo City University, Tokyo, Japan), J. Nara and T. Yamasaki (National Institute for Materials Science, Tsukuba, Japan) for their helpful discussions on the IDM mechanism.



## Author Contributions

N.M. carried out the experiment and wrote the paper.

## Additional Information

**Supplementary information** accompanies this paper at <https://doi.org/10.1038/s41598-018-26692-y>.

**Competing Interests:** The author declares no competing interests.

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2018