

G OPEN ACCESS

Citation: Murali K, Sinha S, Kohar V, Kia B, Ditto WL (2018) Chaotic attractor hopping yields logic operations. PLoS ONE 13(12): e0209037. https://doi.org/10.1371/journal.pone.0209037

Editor: Andrew Adamatzky, University of the West of England, UNITED KINGDOM

Received: July 23, 2018

Accepted: November 27, 2018

Published: December 21, 2018

Copyright: © 2018 Murali et al. This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

Data Availability Statement: All relevant data are within the paper.

Funding: This research was supported by an ONR Grant N00014-16-1-3056 to WD. The funders had no role in study design, data collection and analysis, decision to publish, or preparation of the manuscript.

Competing interests: The authors have declared that no competing interests exist.

RESEARCH ARTICLE

Chaotic attractor hopping yields logic operations

K. Murali¹, Sudeshna Sinha², Vivek Kohar^{3,4}, Behnam Kia³, William L. Ditto³*

1 Department of Physics, Anna University, Chennai, India, 2 Department of Physical Sciences, Indian Institute of Science Education and Research Mohali, Knowledge City, SAS Nagar, Sector 81, Manauli, Punjab, India, 3 Nonlinear Artificial Intelligence Lab, Department of Physics, North Carolina State University, Raleigh, NC, United States of America, 4 The Jackson Laboratory, Bar Harbor, ME, United States of America

* wditto@ncsu.edu

Abstract

Certain nonlinear systems can switch between dynamical attractors occupying different regions of phase space, under variation of parameters or initial states. In this work we exploit this feature to obtain reliable logic operations. With logic output 0/1 mapped to dynamical attractors bounded in distinct regions of phase space, and logic inputs encoded by a very small bias parameter, we explicitly demonstrate that the system hops consistently in response to an external input stream, operating effectively as a reliable logic operations. Additionally, different dynamical variables in the system yield highly amplified outputs. Additionally, different dynamical variables in the system yield complementary logic operations in parallel. Further, we show that in certain parameter regions noise aids the reliability of logic operations, and is actually necessary for obtaining consistent outputs. This leads us to a generalization of the concept of Logical Stochastic Resonance to attractors more complex than fixed point states, such as periodic or chaotic attractors. Lastly, the results are verified in electronic circuit experiments, demonstrating the robustness of the phenomena. So we have combined the research directions of Chaos Computing and Logical Stochastic Resonance here, and this approach has potential to be realized in wide-ranging systems.

Introduction

Nonlinear systems yield a rich gamut of dynamical behaviors that range from fixed points and limit cycles of varying periodicities, to chaotic attractors. In this work we will exploit the presence of dynamical attractors localized in different regions of phase space, and the possibility of hopping between such attractors, to obtain logic operations.

Consider a general nonlinear system of the form:

$$\begin{aligned} \dot{x} &= y - g(x), \\ \dot{y} &= -ay - x + b + I + f(t), \end{aligned} \tag{1}$$

where f(t) is a periodic forcing signal, g(x) is a nonlinear function, *b* is a constant bias and *I* is

an input signal. Specifically, consider a simple easily implementable piecewise linear form for

$$g(x) = c_1 x + \frac{1}{2}(c_2 - c_1)(|(x+1)| - |(x-1)|)$$
(2)

and $f(t) = A \sin(\omega t)$, where ω is the frequency and A is the amplitude of the periodic forcing. These dimensionless coupled first order differential equations underlie the readily implementable MLC circuit [1].

The bifurcation diagrams of the system with respect to all the different parameters are shown in Fig 1, depicting the richness of behaviors which may be exploited for implementing different logic operations. Specifically we seek attractors in parameter space that occupy clearly distinct regions. The most suitable parameter that offers this feature, as well as the simplest



Fig 1. Bifurcation diagrams displaying the distinct dynamical attractors obtained with respect to the different parameters in the system (cf. Eqs 1 and 2). Frequency ω , amplitude A, c_1 , c_2 , a and bias parameter b. While one of the parameters is being varied, the other parameters (whichever are relevant) are fixed at: a = 1.015, $c_1 = -0.55$, $c_2 = -1.02$, $\omega = 0.74$, A = 0.11, b = 0 in Eq 1.

one to manipulate, is the bias parameter *b*. So in this work we will use the patterns evident in the bifurcation diagram of the system, with respect to bias *b*, to design logic gates.

In order to conceive of a mapping of the dynamics to logic operations, we need to specify the inputs-to-output correspondence. We first focus on the encoding of logic inputs. In general, N logic inputs are encoded by N square waves which constitute the input signal I in Eq 1. In particular, for two logic inputs, the input signal I is the sum $I_1 + I_2$, with I_1 and I_2 encoding the two logic inputs. Since the logic inputs can be either 0 or 1, they can combine to give four logic input sets (I_1, I_2) : (0, 0), (0, 1), (1, 0) and (1, 1), with the input sets (0, 1) and (1, 0) giving rise to the same I. This implies that the four input conditions (I_1, I_2) reduce to three distinct values of I. Hence, the input signal I, generated by adding two independent uncorrelated input signals, is a 3-level aperiodic waveform. In this work the input signal I will be considered to be of *very low amplitude*, compared to the typical size of the chaotic attractor. The central idea here rests on the capability of the nonlinear system to yield a large response, such as a very different dynamical attractor, in response to a very small input signal.

Now, this nonlinear system is capable of exhibiting attractors that are bounded in different regions of phase space. For instance, it can give rise to attractors where the value of the x (or y) variable is entirely positive, as well as attractors whose x (or y) values are entirely negative, under variation of the small input signal I. Dynamically, these attractors may be fixed points, periodic cycles or even chaotic attractors. So as the value of I switches, i.e. the input set switches, we observe that the attractors can jump from a certain sector of phase space to a very different sector. This is the feature which we will exploit to implement a robust input-output correspondence in this system [2–11].

So the dynamical attractor of the system will yield the logic output. For instance, if x(t) (or y(t)) is greater than x_{thresh} or y_{thresh}) respectively, it is mapped to logic output 1, and if x(t) (or y(t)) is lower than x_{thresh} or y_{thresh}) respectively, it is mapped to logic output 0. The thresholds for output determination x_{thresh} and y_{thresh} can be suitably chosen, and are typically close to zero. As mentioned earlier, specifically, we can have $x_{thresh} = y_{thresh} = 0$, namely we can consider the output to be a logical 1 if the inputs yield a positive attractor, and the output to be a logical 0 if it is a negative attractor, i.e. if x(or y) < 0, Logic Output is 0 and if x(or y) > 0, Logic Output is 1.

Results

We will now demonstrate here that a given set of inputs (I_1, I_2) yields an output in accordance with the truth tables of the basic logic operations shown in <u>Table 1</u>. Crucially, the different outputs will arise from the *chaotic attractor hopping induced by the input stream*. We present explicit examples of this phenomenon, from numerical simulations, in Figs 2 and 3. These figures show illustrative cases of positive and negative chaotic attractors yielding Logic Output 1 and 0 respectively, under a stream of external input signals. So as the system receives different inputs it switches between these qualitatively different dynamical attractors, yielding the

Table 1. Relationship between the two inputs and the output of the fundamental OR, AND, NOR and NAND operations. Note that the four distinct possible input sets (0, 0), (0, 1), (1, 0) and (1, 1) reduce to three conditions as (0, 1) and (1, 0) are symmetric. Note that *any* logical circuit can be constructed by combining the fundamental NOR (or the NAND) gates [12].

Input Set (I ₁ , I ₂)	OR	AND	NOR	NAND
(0,0)	0	0	1	1
(0,1)/(1,0)	1	0	0	1
(1,1)	1	1	0	0

complementary NAND logic gate.

https://doi.org/10.1371/journal.pone.0209037.g002



the AND/NAND logic output corresponding to logic input set (I_1 , I_2). Panels (d) and (f) show outputs x(t) and y(t) of the nonlinear system given by Eq 1 with a = 1.015, $c_1 = -0.55$, $c_2 = -1.02$, A = 0.11, $\omega = 0.74$. The input signals take value -0.002 when logic input is 0 and value 0.002 when logic input is 1, and logic output is 1 when x(t) (or y(t)) > 0, and logic output is 0 when x(t) (or y(t)) < 0. In (d), bias b = -0.002, and clearly the x variable yields a consistent logical OR output, while the y variable yields the

4/17



Fig 3. Phase portraits of the dynamical attractors arising from the different input sets in Fig 2 (with a = 1.015, $c_1 = -0.55$, $c_2 = -1.02$, A = 0.11, $\omega = 0.74$ in Eq 1). Here the time evolution under different input sets is depicted in different colors. It is clearly evident that the trajectory switches between chaotic attractors in two distinct quadrants as the logic input sets change, yielding appropriate output states.

appropriate output. Fig 3 specifically shows the two one-band/single-scroll chaotic attractors that occupy distinct regions of phase space, characterizing the two outputs. So, as the system hops between these chaotic attractors, the output toggles between 0 and 1. Significantly, the very low-amplitude input signals yield highly amplified outputs. For instance, in our representative example, the input signal I = 0.002 results in dynamical attractors that differ on average by ~ 2 , i.e. approximately two orders of magnitude larger. Namely, the *input signal (which is of the order of* 10⁻³) *is very small, vis-a-vis the size of chaotic attractor (which is of the order of* 1), implying that a small change in the system yields a significantly different dynamical outcome. Also note that the response time of the system is very short, with the system taking of the order of microseconds on average to switch between the desired states, leading to low latency.

Further, under a different bias parameter b in Fig 2(f), we also obtain a consistent OR logic operation, again by switching between chaotic attractors confined in distinct quadrants of phase space. So the system has the capablity of implementing different logic operations *flexibly* through a simple change of bias parameter, leading to potentially reconfigurable logic gates.

Additionally, the *x* and *y* variables yield *complementary* logic outputs in parallel. So in the specific examples presented in Fig 2d and 2f, variable *x* yields a consistent AND/OR gate response, while variable *y* yields a consistent NAND/NOR gate response. Thus this two-dimensional system allows us to *implement operations in parallel* by simultaneously yielding the two complementary logic outputs.

Quantifying the reliability of obtaining a logic output

We can quantify the consistency (or reliability) of obtaining a given logic output by calculating the probability, denoted by *P*(*logic*), of obtaining the desired logic output for different input



Fig 4. Regions in the parameter space of bias *b* (*y*-axis) and forcing amplitude *A* (*x*-axis, left), input I_1/I_2 (*x*-axis, right), and where the probability of obtaining NAND (orange) and NOR (blue) logic is 1. Here a = 1.015, $c_1 = -0.55$, $c_2 = -1.02$, $\omega = 0.75$ and the inputs I_1/I_2 take values -0.025/0.025 for logic input 0/1 in (a) and A = 0.14 in (b). Here the dynamical attractors may be limit cycles or chaotic attractors.

sets. P(logic) is estimated from numerical simulations by calculating the ratio of the number of successful runs to the total number of runs. Each run consists of a permutation of the inputs sets (0, 0), (0, 1)/(1, 0), (1, 1) fed sequentially to the system. If the logic output obtained from the system is the desired output for *all* input sets in the run, it is considered a "success". Even if one input set returns a wrong output, the full run is considered a "failure". So this quantity offers a very stringent measure of reliability. When P(logic) is 1, the logic operation is very reliable, as the system yields the correct output in response to all the input sets (I_1 , I_2) provided to it. Specifically in the numercial results presented here we sample 10^3 runs.

It is evident from Fig 4, which shows *P*(*logic*) obtained from numerical simulations, that the fundamental logic operations NOR and NAND are realized consistently in an optimal band of moderate forcing amplitude *A* and bias *b*. The logic response is 100% accurate in this reasonably wide window. That is, in a broad region of parameter space the system yields outputs, in response to external inputs, in complete accordance with the fundamental logic functionalities shown in the truth tables (cf. Table 1). Also, importantly, a simple switch in bias *b* changes the logic gate from NOR/OR to NAND/AND. This implies that the system can operate flexibly as a NOR/OR logic gate or a NAND/AND logic gate, with the small bias parameter having the capacity to morph the system to operate as different logic gates.

Experimental verification

Now we will verify this concept in electronic circuit analogs of the nonlinear system described by Eq 1, and ascertain its robustness in experiments. The schematic of the circuit realization of the simple non-autonomous MLC circuit is shown in Fig 5. It contains a capacitor, an inductor, a linear resistor, an external periodic forcing g(t) and only one nonlinear element, namely, the Chua's diode (*N*) [1]. The complete circuit implementation of MLC circuit is depicted in Fig 6(a). To measure the inductor current i_L in our experiments, we insert a current sensing resistor R_s as shown in Fig 6a to give the voltage V_L [1]. By applying Kirchhoff's laws to this circuit, the governing equations for the voltage (*V*) across the capacitor *C* and the current i_L through the inductor *L* are represented by the rescaled Eq 1 [1]. Two op-amps (AD712, TL082, AD844, or equivalent) and six linear resistors are used to implement the Chua's diode (*N*). The parameters of the circuit elements are fixed as resistors $R = 1340 \Omega$, $R_1 = R_2 = 22 k\Omega$, $R_3 = 3.3 k\Omega$, $R_4 = R_5 = 220 \Omega$, $R_6 = 2.2 k\Omega$ and $R_s = 20 \Omega$. The capacitor C = 10 nF and the inductor L = 18 mH (TOKO type 10RB or equivalent). The frequency of the external sinusoidal force f(t) as in Fig 6(b) is fixed at 8890 Hz. The circuit of Fig 6(b) is used to generate the driving



Fig 5. Schematic of a simple electronic circuit, known as the MLC circuit [1], implementing the rescaled dynamical equations given in Eq 1. In the circuit, the voltage across the capacitor *C*, the current through the inductor *L* and the external forcing signal g(t) correspond to x, y and b + I + f(t) in Eq 1 respectively. The nonlinear element *N* is the Chua's diode implemented as in [1], with rescaled piecewise-linear characteristic curve $g(x) = c_1x + \frac{1}{2}(c_2 - c_1)(|(x + 1)| - |(x - 1)|).$

signal g(t) for the circuit of Fig 6(a). In the circuit of Fig 6(b), g(t) is basically generated by a set of op-amp summing amplifiers by adding the logic input signals I_1 and I_2 , external bias voltage (*b*), external noise signal and the sinusoidal signal f(t). All the op-amps are employed with AD712 (or TL082 or AD844 or equivalent). The voltage supply for all the op-amps are fixed at $\pm 9 V$. All the resistors are fixed as $R = 10 k\Omega$.

As indicated by the numerical simulations in Fig 4, the amplitude of the forcing has to be in an optimal moderate range to obtain logic operations. Figs 7 and 8 verify this behavior in electronic circuits. When the forcing amplitude is too small, the system tends to get stuck in some region of phase space and is unable to hop to the appropriate attractor. On the other hand, too large forcing amplitude results in the system hopping randomly from one sector of phase space to another, due to underlying double scroll attractors. Clearly, the intermediate forcing amplitude yields consistent logic operation, with appropriate attractor hopping induced only by changes in the input signal.

Influence of noise: Generalized logical stochastic resonance

Lastly, we will investigate the effect of noise on the logic responses of the system [13, 14]. The first issue is to ascertain the robustness of the logic response with respect to ambient noise, i.e. we will check if noise degrades performance, or not. Secondly, we would like to investigate if there are some regions of dynamical behavior where noise aids the reliability of obtaining the correct logic output. In earlier studies it has been shown that a bistable system supporting two fixed point states, driven by a stream of sub-threshold input signals, yields enhanced probability of correct logic responses, in a window of optimal noise. This phenomena has been called *Logical Stochastic Resonance* (LSR) [15–20], and it has been realized in systems ranging from nanomechanical oscillators [21], coulomb-coupled quantum dots [22] and optical systems [23, 24] to chemical systems [25] and synthetic genetic networks [26–32]. Extensions of the idea to include the effect of periodic forcing was demonstrated in [33], where the width of the optimal









Fig 6. (a): Realization of MLC circuit using two op-amps (AD712, TL082, AD844, or equivalent) and six linear resistors to implement the Chua's diode (*N*). The resistors $R = 1340 \Omega$, $R_1 = R_2 = 22 k\Omega$, $R_3 = 3.3 k\Omega$, $R_4 = R_5 = 220 \Omega$, $R_6 = 2.2 k\Omega$ and $R_s = 20 \Omega$. The capacitor C = 10 nF and the inductor L = 18 mH (TOKO type 10RB or equivalent). Here g(t) is the input driving signal, the capacitor voltage is V(t) and the inductor current is i_L . The current i_L is sensed through the resistor R_s to give the voltage V_L [1]. (b) Circuit for generating the driving signal g(t). Here op-amps OA1—OA4 are realized with AD712. All the resistors are fixed as $R = 10 k\Omega$. The power-supply to op-amps and the bias voltage (*b*) are drawn from Agilent or Keysight E3631A DC Power Supply. The sinusoidal signal f(t) and the noise signal are drawn from Agilent or Keysight 33522A, Function/Arbitrary Waveform Generator.



Fig 7. Realization of OR/NOR logic gates through chaotic attractor hopping in electronic circuit experiments. Panel (a) shows stream of inputs I_1 and I_2 (which take value -10 mV when logic input is 0 and value 10 mV when logic input is 1). Panel (b) shows the voltage V(t) (yellow) clearly indicating a logical OR output (with V(t) > 0 being logic output 1, and V(t) < 0 being logic output 0). The output voltage V_L (green) yields the complementary NOR logic gate response. The amplitude *A* of the sinusoidal signal is 150 mV and frequency is 8890 Hz. The bias voltage *b*, is fixed as 10 mV. For panel (a), the scale in the traces are: 20 mV/Div (*Y*-axis) and 5 mS/Div (*X*- axis). For panel (b), the scale in the traces are: 100 mV/Div (*Y*-axis) and 5 mS/Div (*X*- axis). The oscilloscope used is Agilent or Keysight DSOX2012A.





Fig 8. Realization of AND/NAND logic gates through chaotic attractor hopping in electronic circuit experiments. Panel (a) shows stream of inputs I_1 and I_2 (which take value -10 mV when logic input is 0 and value 10 mV when logic input is 1). Panel (b) shows the voltage V(t) (yellow) clearly indicating a logical AND output (with V(t) > 0 being logic output 1, and V(t) < 0 being logic output 0). The output voltage V_L (green) yields the complementary NAND logic gate response. The amplitude A of the sinusoidal signal is 150 mV and frequency is 8890 Hz. The bias voltage b, is fixed as -10 mV. For panel (a), the scale in the traces are: 20 mV/Div (Y-axis) and 5 mS/Div (X-axis). For panel (b), the scale in the traces are: 100 mV/Div (Y-axis) and 5 mS/Div (X-axis).

noise window was shown to increase by utilizing periodic forcing, i.e. noise in conjunction with a periodic drive yielded consistent logic outputs for all noise strengths below a certain threshold. Further, the LSR concept has been demonstrated in coupled systems and higherdimensional systems, with multiple steady states [26, 34, 35]. Specifically, two complementary gate operations were achieved simultaneously in a two-dimensional model of a gene network [26], indicating the flexible parallel processing potential of a biological system. In another direction for two coupled systems it was demostrated that, even when the individual systems receive only one logic input each, due to the interplay of coupling, nonlinearity and noise, they cooperatively respond to give a logic output that is a function of both inputs [35]. Further, the idea was extended to multi-stable dynamical systems with more than two stable fixed points, allowing one to obtain XOR logic, in addition to the AND (NAND) and OR (NOR) logic observed earlier [34].

Now in all its variations (some of which are detailed above), the concept of Logical Stochastic Resonace has so far been restricted only to *steady states*. In this work we explore the scope of the idea of LSR for the case of more complex attractors such as periodic cycles, or even *chaotic* attractors. Our basic question is then as follows: does the idea of Logical Stochastic Resonance extend beyond fixed point states, to more complex dynamical attractors? If it does indeed hold for more complex dynamics, we will have attained a *generalized* concept of Logical Stochastic Resonance.

<u>Fig 9</u> shows representative experimental results of this, for the system in Eq.1 under additive zero-mean Gaussian noise, given as:

$$\begin{aligned} \dot{x} &= y - g(x), \\ \dot{y} &= -ay - x + b + I + f(t) + D\eta(t), \end{aligned} \tag{3}$$

where $\eta(t)$ is a zero-mean Gaussian noise with variance 1, and parameter *D* gives the noise strength. In the circuit implementation displayed in Fig 5, g(t) now corresponds to $b + I + f(t) + D\eta(t)$.

Now, the forcing amplitude in the case illustrated is too small to yield appropriate attractor hopping that may be mapped to the output desired for logic operations, for subthreshold input signals. Naturally, when noise strength is too large, the system jumps randomly between attractors, and thus the system cannot yield any reliable output. When noise is zero or too small the system is essentially stuck in one dynamical attractor. However, remarkably, robust logic operations are realized when there is some noise in the system. So in the presence of moderate noise the system jumps from attractor to attractor in response to inputs consistently. Since these attractors are more complex than fixed points considered in earlier studies, these results offer a significant generalization of the concept of Logical Stochastic Resonance. The quantification of the reliability of obtaining a logic output through Logical Stochastic Resonance is depicted in Fig 10. It is clear that in relatively wide windows of moderate noise, the system yields logic operations with near certain probability i.e., $P(logic) \sim 1$. Remarkably, note that the amplitude of the logic input signal is very low here, and may even be smaller than the noise strength. For instance, in the particular illustrative example displayed in Fig 9, the input signal (I = 10mV) is 100 times smaller than the typical experimental noise strength in the optimal window of noise ($\sim 1V$).

We also observed the reduction of latency with increasing noise. This is evident in Fig 11. Clearly, the system responds to inputs more rapidly when noise intensity is higher. So the desired hopping between wells happens faster under the influence of stronger noise. This is yet another feature where noise assists performance.





Fig 9. Realization of the OR/NOR logic gate at intermediate noise strengths in electronic circuit experiments. Panel (a) shows stream of inputs I_1 and I_2 (which take value -10 mV when logic input is 0 and value 10 mV when logic input is 1). Panels (b) to (d) show the output voltage V(t) (yellow) and $V_L(t)$ (green) for different noise strengths D: (i) 100 mV, (ii) 1.0 V and (iii) 1.5 V. Clearly panel (c) depicts logical OR output (with V(t) > 0 being logic output 1, and V(t) < 0 being logic output 0). The output voltage $V_L(t)$ (green) yields the complementary NOR logic gate response. The amplitude A of the sinusoidal signal is 100 mV and frequency is 8890 Hz. The bias voltage b, is fixed as 10 mV. For

panel (a), the scale in the traces are: $20 \ mV/\text{Div}$ (*Y*-axis) and $5 \ mS/\text{Div}$ (*X*-axis). For panel (b-d), the scale in the traces are: $100 \ mV/\text{Div}$ (*Y*-axis) and $5 \ mS/\text{Div}$ (*X*-axis). For panel (a), the scale in the traces are: $20 \ mV/\text{Div}$ (*Y*-axis) and $5 \ mS/\text{Div}$ (*X*-axis). For panel (b-d), the scale in the traces are: $100 \ mV/\text{Div}$ (*Y*-axis). For panel (b-d), the scale in the traces are: $100 \ mV/\text{Div}$ (*Y*-axis).

https://doi.org/10.1371/journal.pone.0209037.g009



Fig 10. Probability of obtaining NOR logic, obtained from numerical simulations (with b = 0.025, on the left) and NAND logic (with b = -0.025, on the right) in the parameter space of forcing amplitude A (y-axis) and noise strength (x-axis) in Eq 3, with $\omega = 0.75$ and inputs I_1/I_2 take value -0.025 when logic input is 0 and value 0.025 when logic input is 1.

https://doi.org/10.1371/journal.pone.0209037.g010

Generalized logical stochastic resonance with input-modulated parameters

We demonstrate a further generalization of Logical Stochastic Resonance using inputmodulated parameters, offering multiplicative perturbations to the system. Fig 12 shows representative experimental results of this, for the system in Eq.1 with the input signal $I = I_1 + I_2$







Fig 12. Generalized Logical Stochastic Resonance with Input-Modulated Parameters. Results from electronic circuit experiments, with panel (a) showing stream of inputs I_1 and I_2 (which take value -0.5 V when logic input is 0 and value 0.5 V when logic input is 1). Panels (b) to (d) show the output voltage V(t) (yellow) and $V_L(t)$ (green) for different noise strengths *D*: (i) 100 *mV*, (ii) 1.0 V and (iii) 1.5 V. Clearly panel (c) depicts logical OR output (with V(t) > 0 being logic output 1, and V(t) < 0 being logic output 0). The output voltage $V_L(t)$ (green) yields the complementary NOR logic

gate response. The amplitude A of the sinusoidal signal is 100 mV and frequency is 8890 Hz. The bias voltage b, is fixed as 20 mV, and is modulated by the input signal streams as: $b(t) = b(I_1 + I_2)$. A separate multiplier chip AD633 is used for modulation.

https://doi.org/10.1371/journal.pone.0209037.g012

modulating parameter *b*:

$$\dot{x} = y - g(x),
\dot{y} = -ay - x + b(I_1 + I_2) + f(t) + D\eta(t),$$
(4)

where $\eta(t)$ is a zero-mean Gaussian noise with variance 1, and parameter *D* gives the noise strength. In the circuit implementation (cf. Fig 5), g(t) now corresponds to $b(I_1 + I_2) + f(t) + D\eta(t)$. The important distinction with the system in Eq 3 is that the *stream of inputs now modulate a parameter*. It is clearly evident that the system yields the appropriate logic output, as the input sets change, with the system switching as desired between different dynamical attractors bounded in distinct regions of phase space. Again, the logic output is obtained consistently in a window of moderate noise. This suggests that the scope of Logical Stochastic Resonance may be expanded to inputs-modulated parameters as well.

Conclusion

The potential significance of the results obtained in this work are two-fold. The first is the proposal to implement fundamental logic operations by exploiting the switching between chaotic attractors. The underlying idea here is as follows: certain nonlinear systems can hop between dynamical attractors occupying different regions of phase space, under variation of parameters or initial states. We exploit this feature to obtain reliable logic operations by explicitly demonstrating the implementation of the fundamental NOR gate. The logic response can be morphed from NOR to NAND by a small change in the bias parameter, and this flexibility lays the foundation for general purpose reconfigurable circuitry [3, 36]. Further this system offers the advantage that very low-amplitude inputs (of the order of 10^{-3}) yield highly amplified outputs (of the order of 1). The underlying reason for this is that small changes in the system yield significantly different dynamical outcomes. Additionally, different dynamical variables in the system yield complementary logic operations in parallel.

The second significant result here is a generalization of the concept of Logical Stochastic Resonance. We show how the idea of LSR, which has so far been realized using steady states, may be extended to more complex dynamical attractors. So the noise floor can aid the reliability of the logic operations even when the logic operation is based on switching between states more complex than fixed points, such as hopping between periodic cycles or chaotic attractors. We also demonstrated that the generalized Logical Stochastic Resonance holds true for inputmodulated parameters and multiplicative perturbations to the system.

In summary, we have shown how hopping between dynamical attractors of different geometries can be exploited for the implementation of logic gates. The ideas presented here, combining the research directions of Chaos Computing and Logical Stochastic Resonance, has potential to be realized in wide-ranging systems, and represents a new direction in exploiting chaotic systems to design computational devices.

Author Contributions

Conceptualization: K. Murali, Sudeshna Sinha, Vivek Kohar, Behnam Kia, William L. Ditto. **Data curation:** Sudeshna Sinha.

Formal analysis: K. Murali, Sudeshna Sinha.

Funding acquisition: Sudeshna Sinha.

Investigation: K. Murali, Sudeshna Sinha, Vivek Kohar.

Methodology: K. Murali, Sudeshna Sinha, William L. Ditto.

Project administration: Sudeshna Sinha.

Resources: Sudeshna Sinha.

Software: Vivek Kohar.

Validation: K. Murali, Sudeshna Sinha.

Visualization: K. Murali, Sudeshna Sinha.

Writing - original draft: K. Murali, Sudeshna Sinha, Vivek Kohar, William L. Ditto.

Writing – review & editing: K. Murali, Sudeshna Sinha, Vivek Kohar, Behnam Kia, William L. Ditto.

References

- 1. Lakshmanan M, Rajaseekar S. Nonlinear dynamics: integrability, chaos and patterns. Springer Science & Business Media; 2012.
- Sinha S, Ditto WL. Dynamics based computation. Physical Review Letters. 1998; 81(10):2156. <u>https://doi.org/10.1103/PhysRevLett.81.2156</u>
- Sinha S, Ditto WL. Computing with distributed chaos. Physical Review E. 1999; 60(1):363. <u>https://doi.org/10.1103/PhysRevE.60.363</u>
- 4. Prusha BS, Lindner JF. Nonlinearity and computation: implementing logic as a nonlinear dynamical system. Physics Letters A. 1999; 263(1):105–111. https://doi.org/10.1016/S0375-9601(99)00665-9
- Sinha S, Munakata T, Ditto WL. Parallel computing with extended dynamical systems. Physical Review E. 2002; 65(3):036214. https://doi.org/10.1103/PhysRevE.65.036214
- Murali K, Sinha S, Ditto WL. Implementation of NOR gate by a chaotic Chua's circuit. International Journal of Bifurcation and Chaos. 2003; 13(09):2669–2672. https://doi.org/10.1142/S0218127403008053
- Cafagna D, Grassi G. Chaos-based computation via chua's circuit: Parallel computing with application to the SR flip-flop. In: Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on. vol. 2. IEEE; 2005. p. 749–752.
- Chlouverakis K, Adams M. Optoelectronic realisation of NOR logic gate using chaotic two-section lasers. Electronics Letters. 2005; 41(6):359–360. https://doi.org/10.1049/el:20058026
- 9. Murali K, Sinha S, Ditto WL. Realization of the fundamental NOR gate using a chaotic circuit. Physical Review E. 2003; 68(1):016205. https://doi.org/10.1103/PhysRevE.68.016205
- Venkatesh P, Venkatesan A, Lakshmanan M. Design and implementation of dynamic logic gates and RS flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit. Chaos: An Interdisciplinary Journal of Nonlinear Science. 2017; 27(3):033105. https://doi.org/10.1063/1.4977977
- Kohar V, Kia B, Lindner JF, Ditto WL. Implementing Boolean Functions in Hybrid Digital-Analog Systems. Phys Rev Applied. 2017; 7:044006. https://doi.org/10.1103/PhysRevApplied.7.044006
- 12. Mano MM. Computer System Architecture 3rd. Ch. 1993; 13:13–2.
- Gammaitoni L, Hänggi P, Jung P, Marchesoni F. Stochastic resonance. Reviews of modern physics. 1998; 70(1):223. https://doi.org/10.1103/RevModPhys.70.223
- 14. Bulsara AR, Gammaitoni L. Tuning in to noise. Physics today. 1996; 49(3):39–47. <u>https://doi.org/10.</u> 1063/1.881491
- Murali K, Rajamohamed I, Sinha S, Ditto WL, Bulsara AR. Realization of reliable and flexible logic gates using noisy nonlinear circuits. Applied Physics Letters. 2009; 95(19):194102. https://doi.org/10.1063/1. 3245318
- Zhang L, Song A, He J. Effect of colored noise on logical stochastic resonance in bistable dynamics. Physical Review E. 2010; 82(5):051106. https://doi.org/10.1103/PhysRevE.82.051106

- Gupta A, Sohane A, Kohar V, Murali K, Sinha S. Noise-free logical stochastic resonance. Physical Review E. 2011; 84(5):055201. https://doi.org/10.1103/PhysRevE.84.055201
- Storni R, Ando H, Aihara K, Murali K, Sinha S. Manipulating potential wells in Logical Stochastic Resonance to obtain XOR logic. Physics Letters A. 2012; 376(8):930–937. <u>https://doi.org/10.1016/j.physleta.</u> 2011.12.036
- Zhang H, Xu Y, Xu W, Li X. Logical stochastic resonance in triple-well potential systems driven by colored noise. Chaos: An Interdisciplinary Journal of Nonlinear Science. 2012; 22(4):043130. <u>https://doi.org/10.1063/1.4768729</u>
- Kohar V, Murali K, Sinha S. Enhanced logical stochastic resonance under periodic forcing. Communications in Nonlinear Science and Numerical Simulation. 2014; 19(8):2866–2873. <u>https://doi.org/10.1016/j.cnsns.2013.12.008</u>
- Guerra DN, Bulsara AR, Ditto WL, Sinha S, Murali K, Mohanty P. A Noise-Assisted Reprogrammable Nanomechanical Logic Gate. Nano Letters. 2010; 10(4):1168–1171. <u>https://doi.org/10.1021/nl9034175</u> PMID: 20218630
- Pfeffer P, Hartmann F, Höfling S, Kamp M, Worschech L. Logical stochastic resonance with a Coulomb-coupled quantum-dot rectifier. Physical Review Applied. 2015; 4(1):014011. https://doi.org/10.1103/PhysRevApplied.4.014011
- Singh KP, Sinha S. Enhancement of "logical" responses by noise in a bistable optical system. Physical Review E. 2011; 83(4):046219. https://doi.org/10.1103/PhysRevE.83.046219
- Zamora-Munt J, Masoller C. Numerical implementation of a VCSEL-based stochastic logic gate via polarization bistability. Optics express. 2010; 18(16):16418–16429. <u>https://doi.org/10.1364/OE.18.</u> 016418 PMID: 20721028
- Sinha S, Cruz J, Buhse T, Parmananda P. Exploiting the effect of noise on a chemical system to obtain logic gates. EPL (Europhysics Letters). 2009; 86(6):60003. <u>https://doi.org/10.1209/0295-5075/86/</u> 60003
- Dari A, Kia B, Bulsara AR, Ditto WL. Logical stochastic resonance with correlated internal and external noises in a synthetic biological logic block. Chaos: An Interdisciplinary Journal of Nonlinear Science. 2011; 21(4):047521. https://doi.org/10.1063/1.3660159
- Dari A, Kia B, Bulsara AR, Ditto W. Creating morphable logic gates using logical stochastic resonance in an engineered gene network. EPL (Europhysics Letters). 2011; 93(1):18001. <u>https://doi.org/10.1209/</u> 0295-5075/93/18001
- Xu Y, Jin X, Zhang H, Yang T. The availability of logical operation induced by dichotomous noise for a nonlinear bistable system. Journal of Statistical Physics. 2013; 152(4):753–768. <u>https://doi.org/10.1007/s10955-013-0782-0</u>
- Sharma A, Kohar V, Shrimali MD, Sinha S. Realizing logic gates with time-delayed synthetic genetic networks. Nonlinear Dynamics. 2014; 76(1):431–439. https://doi.org/10.1007/s11071-013-1136-9
- Hellen EH, Dana SK, Kurths J, Kehler E, Sinha S. Noise-aided logic in an electronic analog of synthetic genetic networks. Plos one. 2013; 8(10):e76032. https://doi.org/10.1371/journal.pone.0076032 PMID: 24124531
- Wu J, Xu Y, Wang H, Kurths J. Information-based measures for logical stochastic resonance in a synthetic gene network under Lévy flight superdiffusion. Chaos: An Interdisciplinary Journal of Nonlinear Science. 2017; 27(6):063105. https://doi.org/10.1063/1.4984806
- Wang N, Song A. Enhanced logical stochastic resonance in synthetic genetic networks. IEEE transactions on neural networks and learning systems. 2016; 27(12):2736–2739. https://doi.org/10.1109/ TNNLS.2015.2495155 PMID: 26571540
- Kohar V, Murali K, Sinha S. Enhanced logical stochastic resonance under periodic forcing. Communications in Nonlinear Science and Numerical Simulation. 2014; 19(8):2866—2873.https://doi.org/10.1016/ j.cnsns.2013.12.008.
- Kohar V, Sinha S. Noise-assisted morphing of memory and logic function. Physics Letters A. 2012; 376 (8):957–962. https://doi.org/10.1016/j.physleta.2012.01.039
- Aravind M, Murali K, Sinha S. Coupling induced logical stochastic resonance. Physics Letters A. 2018; 382(24):1581—1585.https://doi.org/10.1016/j.physleta.2018.03.043.
- Taubes G. After 50 years, self-replicating silicon. Science. 1997; 277(5334):1936–1936. https://doi.org/ 10.1126/science.277.5334.1936